AM6421 datasheet(213/237 Pages) TI

213 / 237 page

• The AASRC output rate divided by input rate must be between 1/16 and 16

• Sample rate must be between 8 kHz and 216 kHz

For more information, see Audio Asynchronous Sample Rate Converter (AASRC) section in Peripherals chapter

in the device TRM.

8.4.2.4 DCC

The Dual Clock Comparator (DCC) is used to determine the accuracy of a clock signal during the time execution

of an application. Specifically, the DCC is designed to detect drifts from the expected clock frequency. The

desired accuracy can be programed based on calculation for each application. The DCC measures the

frequency of a selectable clock source using another input clock as a reference.

The device has sixteen instances of DCC modules.

For more information, see Dual Clock Comparator (DCC) section in Peripherals chapter in the device TRM.

8.4.2.5 DDRSS

Integrated in MAIN domain one instance of DDR Subsystem (DDRSS) is used as an interface to external

SDRAM devices which can be utilized for storing program or data. DDRSS provides the following main features:

• • Support of DDR4 / LPDDR4 memory types

• • 16-bit memory bus interface with in-line ECC

• • Up to 2 GB memory address range

• • System bus interface: little endian only with 256-bit data width

• • Configuration bus Interface: little endian only with 32-bit data width

• • Support of dual rank configuration

• • Support of automatic idle power saving mode when no or low activity is detected

• • Class of Service (CoS) - three latency classes supported

• • Prioritized refresh scheduling

• • Statistical counters for performance management

For more information, see DDR Subsystem (DDRSS) section in Peripherals chapter in the device TRM.

8.4.2.6 ECAP

This section describes the Enhanced Capture (ECAP) module for the device.

For more information, see Enhanced Capture (ECAP) Module section in Peripherals chapter in the device TRM.

8.4.2.7 EPWM

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU

overhead or intervention. It needs to be highly programmable and very flexible while being easy to understand

and use. The EPWM unit described here addresses these requirements by allocating all needed timing and

control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided;

instead, the EPWM is built up from smaller single channel modules with separate resources and that can

operate together as required to form a system. This modular approach results in an orthogonal architecture and

provides a more transparent view of the peripheral structure, helping users to understand its operation quickly.

In the further description the letter x within a signal or module name is used to indicate a generic EPWM instance

on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the EPWM_x

instance. Thus, EPWM1A and EPWM1B belong to EPWM1, EPWM2A and EPWM2B belong to EPWM2, and so

forth.

Additionally, the EPWM integration allows this synchronization scheme to be extended to the capture peripheral

modules (ECAP). The number of modules is device-dependent and based on target application needs. Modules

can also operate stand-alone.

The device has six instances of EPWM modules.

www.ti.com

AM6442, AM6441, AM6421

AM6412, AM6411

SPRSP56 – JANUARY 2021

Submit Document Feedback

213

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6421 Datasheet(PDF) 213 Page - Texas Instruments

AM6421 Datasheet(HTML) 213 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL