Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN7430 Datasheet(PDF) 19 Page - Microchip Technology

Part # LAN7430
Description  Low Power PCIe to Gigabit Ethernet Controller with Integrated Ethernet MAC / PHY
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN7430 Datasheet(HTML) 19 Page - Microchip Technology

Back Button LAN7430 Datasheet HTML 15Page - Microchip Technology LAN7430 Datasheet HTML 16Page - Microchip Technology LAN7430 Datasheet HTML 17Page - Microchip Technology LAN7430 Datasheet HTML 18Page - Microchip Technology LAN7430 Datasheet HTML 19Page - Microchip Technology LAN7430 Datasheet HTML 20Page - Microchip Technology LAN7430 Datasheet HTML 21Page - Microchip Technology LAN7430 Datasheet HTML 22Page - Microchip Technology LAN7430 Datasheet HTML 23Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 77 page
background image
 2018-2019 Microchip Technology Inc.
DS00002631D-page 19
LAN7430/LAN7431
Receive Error
RX_ER
VIS
Asserted to indicate an error has been detected in the
frame presently being transferred from the external
Ethernet PHY.
Receive Clock
RX_CLK
VIS
Used to transfer data from the external Ethernet PHY to
the MAC in MII mode.
100BASE-TX: 25MHz
10BASE-T: 2.5MHz
25 MHz Refer-
ence Clock
REFCLK_25
VO12
25 MHz reference clock to be provided to and used as a
reference by the external Fast Ethernet PHY.
PHY Interrupt
PHY_INT_N
VIS
Interrupt from external Ethernet PHY.
PHY Reset
PHY_RESET_N
VO12
Reset to external Ethernet PHY.
Duplex Mode
DUPLEX
VIS
Duplex Mode. This signal connects to the Duplex Mode
output from external Ethernet PHY.
When set the external Ethernet PHY is in Full Duplex
mode.
Note:
If the external Ethernet PHY does not have a
duplex output signal, then it is recommended
that this signal should be tied to VDDVARIO to
force full duplex operation
Management
Interface Data
MDIO
VIS/
VO8
(PU)
This is the management data to/from an external Ether-
net PHY.
Note:
An external pull-up is required when the MII
management interface is used, to ensure that
the IDLE state of the MDIO signal is a logic
one.
Note:
An external pull-up is recommended when the
MII management interface is not used, to avoid
a floating signal.
APPLICATION NOTE:
A pull-up (internal or external)
will result in a return value of
FFFFh when a non-existent or
non-addressed PHY is read. If a
value of 0000h is desired
instead, a pull-down may be
used.
Management
Interface Clock
MDC
VO8
This is the management clock output to an external
Ethernet PHY
PCIe
TX Positive
PCIE_TX_P
AO
PCIe Serial Data Output positive.
Serial differential output link in the PCIe interface running
at 2.5 GT/s.
A series capacitor in the range of 100nF to 200nF is
required.
TABLE 3-3:
PIN DESCRIPTIONS (CONTINUED)
Name
Symbol
Buffer
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com