Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN7430 Datasheet(PDF) 47 Page - Microchip Technology

Part # LAN7430
Description  Low Power PCIe to Gigabit Ethernet Controller with Integrated Ethernet MAC / PHY
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN7430 Datasheet(HTML) 47 Page - Microchip Technology

Back Button LAN7430 Datasheet HTML 43Page - Microchip Technology LAN7430 Datasheet HTML 44Page - Microchip Technology LAN7430 Datasheet HTML 45Page - Microchip Technology LAN7430 Datasheet HTML 46Page - Microchip Technology LAN7430 Datasheet HTML 47Page - Microchip Technology LAN7430 Datasheet HTML 48Page - Microchip Technology LAN7430 Datasheet HTML 49Page - Microchip Technology LAN7430 Datasheet HTML 50Page - Microchip Technology LAN7430 Datasheet HTML 51Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 77 page
background image
 2018-2019 Microchip Technology Inc.
DS00002631D-page 47
LAN7430/LAN7431
6.16
Miscellaneous
6.16.1
GENERAL PURPOSE INPUTS/OUTPUTS (GPIOS)
The GPIO controller is comprised of 4 (for the LAN7430) or 12 (for the LAN7431) programmable input / output pins
(GPIO[11:0]). These pins are individually configurable via the GPIO configuration registers. Push/pull and open-drain
output buffers are supported for each GPIO. When a GPIO pin is set to an output, the input buffer and pull-up are dis-
abled. When a GPIO pin is set as an input, the pull-up is enabled. Each GPIO has the ability to be used as a 1588 input
or output.
6.16.2
GENERAL PURPOSE TIMER (GPT)
The device includes a programmable general purpose timer that can be used to generate periodic system interrupts.
The resolution of this timer is 100uS. The GPT is loaded and enabled via the General Purpose Timer Configuration Reg-
ister. Once the enabled general purpose timer counts down to zero, the general purpose timer interrupt is asserted to
alert the user.
TABLE 6-3:
IEEE 1149.1 OP CODES
Instruction
Op Code
Comment
BYPASS 0
28’h0000000
Mandatory Instruction
BYPASS 1
28’hFFFFFFF
Mandatory Instruction
SAMPLE / PRELOAD
28’hFFFFFF8
Mandatory Instruction
EXTEST
28’hFFFFFE8
Mandatory Instruction
CLAMP
28’hFFFFFEF
Optional Instruction
ID_CODE
28’hFFFFFFE
Optional Instruction
HIGHZ
28’hFFFFFCF
Optional Instruction
TABLE 6-4:
JTAG ID
Device
JTAG ID
LAN7430
001E1445h
LAN7431
001F1445h
Note:
Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive
signals external to the device. When connected to a load that must be pulled high, an external resistor must
be added.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com