Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32H723VG Datasheet(PDF) 151 Page - STMicroelectronics

Part # STM32H723VG
Description  32-bit Arm® Cortex®-M7 550 MHz MCU, up to 1 MB Flash memory, 564 KB RAM, 35 comms peripherals and analog interfaces
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H723VG Datasheet(HTML) 151 Page - STMicroelectronics

Back Button STM32H723VG Datasheet HTML 147Page - STMicroelectronics STM32H723VG Datasheet HTML 148Page - STMicroelectronics STM32H723VG Datasheet HTML 149Page - STMicroelectronics STM32H723VG Datasheet HTML 150Page - STMicroelectronics STM32H723VG Datasheet HTML 151Page - STMicroelectronics STM32H723VG Datasheet HTML 152Page - STMicroelectronics STM32H723VG Datasheet HTML 153Page - STMicroelectronics STM32H723VG Datasheet HTML 154Page - STMicroelectronics STM32H723VG Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 227 page
background image
DS13313 Rev 2
151/227
STM32H723xE/G
Electrical characteristics
208
Figure 32. OCTOSPI SDR read/write timing diagram
tw(CKH)
OCTOSPI clock high and low
time, even division
PRESCALER[7:0] = n
= 0,1,3,5
t(CK)/2
-
t(CK)/2+1
ns
tw(CKL)
t(CK)/2–1
-
t(CK)/2
tw(CKH)
OCTOSPI clock high and low
time, odd division
PRESCALER[7:0] = n
= 2,4,6,8
(n/2)*t(CK)/
(n+1)
-
(n/2)*t(CK)/
(n+1)+1
tw(CKL)
(n/2+1)*t(CK)/
(n+1)–1
-
(n/2+1)*t(CK)
/(n+1)
ts(IN)(3)
Data input setup time
-
3.0
-
-
th(IN)(3)
Data input hold time
-
1.5
-
-
tv(OUT)
Data output valid time
-
-
0.5
1(4)
th(OUT)
Data output hold time
-
0
-
-
1. All values apply to Octal and Quad-SPI mode.
2. Guaranteed by characterization results.
3. Delay block bypassed.
4. Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value.
Table 75. OCTOSPI characteristics in SDR mode(1)(2) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
MSv36878V1
Data output
D0
D1
D2
Clock
Data input
D0
D1
D2
t(CK)
tw(CKH)
tw(CKL)
tr(CK)
tf(CK)
ts(IN)
th(IN)
tv(OUT)
th(OUT)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com