Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ASL1507SHN Datasheet(PDF) 35 Page - NXP Semiconductors

Part # ASL1507SHN
Description  Single-phase and two-phase boost converter with limp-home mode
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

ASL1507SHN Datasheet(HTML) 35 Page - NXP Semiconductors

Back Button ASL1507SHN Datasheet HTML 31Page - NXP Semiconductors ASL1507SHN Datasheet HTML 32Page - NXP Semiconductors ASL1507SHN Datasheet HTML 33Page - NXP Semiconductors ASL1507SHN Datasheet HTML 34Page - NXP Semiconductors ASL1507SHN Datasheet HTML 35Page - NXP Semiconductors ASL1507SHN Datasheet HTML 36Page - NXP Semiconductors ASL1507SHN Datasheet HTML 37Page - NXP Semiconductors ASL1507SHN Datasheet HTML 38Page - NXP Semiconductors ASL1507SHN Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 56 page
background image
NXP Semiconductors
ASL1507SHN; ASL2507SHN
Single-phase and two-phase boost converter with limp-home mode
ASL1507_ASL2507
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Product data sheet
Rev. 1 — 26 April 2018
35 / 56
8.13.3 NVM register map
The ASL1507SHN; ASL2507SHN allows limp-home values during NVM access.
Table 47 shows the linking of the NVM addresses to the register addresses.
Table 47. Mapping of NVM registers to control registers
NVM address linked to
SPI register 36h[4:0]
NVM_DATA[15:8] linked to
SPI register 37h and 59h
NVM_DATA[7:0] linked to
SPI register 38h and 5Ah
00h
n.a.
multi-content NVM data fields
01h
NVM write count bit 15 to bit 8
NVM write count bit 7 to bit 0
02h
n.a.
function control
03h
n.a.
gate driver enable
04h
gate driver output
output voltage 1
05h
output voltage 2
limit voltage output 1
06h
limit voltage output 2
maximum coil current VO1
07h
maximum coil current VO2
clock divider for VO1
08h
clock divider for VO2
SS scenario logic 1
09h
SS scenario logic 2
phase‑off time and phase delay of
output 1
0Ah
phase‑off time and phase delay of
output 2
gate driver phase
0Bh
phase select configuration
loop filter proportional configuration
0Ch
loop filter integral configuration
slope compensation configuration
0Dh
current sense slope resistor
configuration
VGG control
0Eh
internal 1
overvoltage threshold
0Fh
undervoltage threshold
spread spectrum enable
10h
internal 2
internal 3
11h
internal 4
internal 5
12h
ramp up output 1
ramp up output 2
The NVM data fields that contain more than just one register are shown in Table 48.
Table 48. Overview of multi-content NVM data field
NVM
address
Name 7 6 5
4
3
2
1
0
00h
enable VGG
voltage range
to 16 V
AUTO LIMP_DIS customer write pattern to indicate that NVM is
programmed:
00 is not programmed (internal defaults are used)
01 is programmed
10 is programmed
11 is not programmed (internal defaults are used)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com