STLC4420A datasheet(10/40 Pages) STMICROELECTRONICS

10 / 40 page

Pin descriptions

STLC4420A

10/40

VDD_QLO

Analog supply

input

Analog 1.8V supply input for RF Quadrature

Local Oscillator (QLO). Decouple to a solid

ground plane using a ceramic capacitor

located as close as possible to the pin. Refer

to evaluation platform schematics.

VDD_VCO

Analog supply

input

Analog 1.8V supply input for the RF Voltage

Controlled Oscillator (VCO). Typically

connected to V1OUT pin N15. Decouple to a

solid ground plane using a ceramic capacitor

located as close as possible to the pin. Refer

to evaluation platform schematics.

VDD_BIAS

Analog supply

input

Analog supply input for BIAS control ciruits.

Typically connected to V4OUT pin M16.

Decouple to a solid ground plane using a

ceramic capacitor located as close as

possible to the pin. Refer to evaluation

platform schematics.

VDDD

B15, J22,

M21, N18,

E14, E15,

L13, N9,G16

Digital supply

input

Digital 1.8V I/O power supply input pins.

Decouple to a solid ground plane using

ceramic capacitors located as close a

possible to the appropriate pins. Refer to

evaluation platform schematics.

AGND

B1-B8,B11,

C4-C13, D3,

E3, F3, F6-

F11,

G6-G11, H6-

H11, J3, L8-

L12, M3, N5,

N6, N8, N11

Analog ground

All AGND pins must be connected together

through a solid ground plane. For optimal

performance, refer to the evaluation platform

layout for the proper AGND and DGND

grounding scheme.

TX_GND

G1, G2, G3,

H3, J2, K2

Analog ground

All TX_GND pins must be connected together

through a solid ground plane. For optimal

performance, refer to the evaluation platform

layout for the proper grounding scheme.

VDD_CORE

A23, B21,

C19, E16,

M17, M19,

N21

Digital supply

input

Digital 1.2V core supply. Decouple to a solid

ground plane using ceramic capacitors

located as close a possible to the appropriate

pins. Refer to evaluation platform

schematics.

DGND

A17,L14, L15,

L16, M9, K15,

J15, H15,

H19, G19,

F14, F15,

F19, F22,

E22, C22,

E23, N24,

B24, A24

Digital ground

All DGND pins must be connected together

through a common solid ground plane. For

maximum performance, refer to the

evaluation platform layout for the proper

AGND and DGND grounding scheme.

Table 1.

STLC4420A signal descriptions (continued)

Pin name

Pin number

Type

Internal

resistor

Function

STLC4420A Datasheet(PDF) 10 Page - STMicroelectronics

STLC4420A Datasheet(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL