Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATAR080 Datasheet(PDF) 15 Page - ATMEL Corporation

Part # ATAR080
Description  Low-current Microcontroller for Wireless Communication
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATAR080 Datasheet(HTML) 15 Page - ATMEL Corporation

Back Button ATAR080 Datasheet HTML 11Page - ATMEL Corporation ATAR080 Datasheet HTML 12Page - ATMEL Corporation ATAR080 Datasheet HTML 13Page - ATMEL Corporation ATAR080 Datasheet HTML 14Page - ATMEL Corporation ATAR080 Datasheet HTML 15Page - ATMEL Corporation ATAR080 Datasheet HTML 16Page - ATMEL Corporation ATAR080 Datasheet HTML 17Page - ATMEL Corporation ATAR080 Datasheet HTML 18Page - ATMEL Corporation ATAR080 Datasheet HTML 19Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 68 page
background image
15
ATAR080
4675D–4BMCU–12/04
Oscillator Circuits and
External Clock Input Stage
The ATAR080 consists of four different internal oscillators: two RC-oscillators, one
4-MHz crystal oscillator, one 32-kHz crystal oscillator and one external clock input
stage.
RC-oscillator 1 Fully Integrated
For timing insensitive applications, it is possible to use the fully integrated
RC-oscillator 1. It operates without any external components and saves additional
costs. The RC-oscillator 1 center frequency tolerance is better than ±50% over the full
temperature and voltage range. The basic center frequency of the RC-oscillator 1 is
f
0 ≈
3.8 MHz. The RC-oscillator 1 is selected by default after power-on reset.
Figure 15. RC-oscillator 1
External Input Clock
The OSC1 or OSC2 (mask option) can be driven by an external clock source provided it
meets the specified duty cycle, rise and fall times and input levels. Additionally, the
external clock stage contains a supervisory circuit for the input clock. The supervisor
function is controlled via the OS1, OS0-bit in the SC register and the CCS-bit in the
CM-register. If the external input clock fails and CCS = 0 is set in the CM-register, the
supervisory circuit generates a hardware reset. The input clock has failed if the fre-
quency is less than 500 kHz for more than 1 ms.
Figure 16. External Input Clock
Table 5. Supervisor Function Control Bits
RC-oscillator 1
RcOut1
Stop
Control
RcOut1
Osc-Stop
OS1
OS0
CCS
Supervisor Reset Output (Res)
11
0
Enable
1
1
1
Disable
x
0
x
Disable
Ext. input clock
ExOut
Stop
Ext.
Clock
RcOut1
Osc-Stop
ExIn
CCS
Res
OSC1
OSC2
Clock monitor



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com