ATAR080 datasheet(17/68 Pages) ATMEL

17 / 68 page

ATAR080

4675D–4BMCU–12/04

Figure 19. Ceramic Resonator

Note:

Both, the 4-MHz and the 32-kHz crystal oscillator, use an integrated 14 stage divider cir-

cuit to stabilize oscillation before the oscillator output is used as system clock. This

results in an additional delay of about 4 ms for the 4-MHz crystal and about 500 ms for

the 32-kHz crystal.

32-kHz Oscillator

Some applications require long-term time keeping or low resolution timing. In this case,

an on-chip, low power 32-kHz crystal oscillator can be used to generate both the

SUBCL and the SYSCL. In this mode, power consumption is greatly reduced. The

32-kHz crystal oscillator can not be stopped while the power-down mode is in operation.

Figure 20. 32-kHz Crystal Oscillator

Note:

Both, the 4-MHz and the 32-kHz crystal oscillator, use an integrated 14 stage divider cir-

cuit to stabilize oscillation before the oscillator output is used as system clock. This

results in an additional delay of about 4 ms for the 4-MHz crystal and about 500 ms for

the 32-kHz crystal.

Clock Management

The clock management register controls the system clock divider and synchronization

stage. Writing to this register triggers the synchronization cycle.

4-MHz

oscillator

4Out

Stop

4Out

Osc-Stop

OSC1

OSC2

Oscin

Oscout

Cer.

Res

32-kHz

oscillator

32Out

OSC1

OSC2

Oscin

Oscout

XTAL

32 kHz

ATAR080 Datasheet(PDF) 17 Page - ATMEL Corporation

ATAR080 Datasheet(HTML) 17 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL