DS0128 datasheet(85/140 Pages) MICROSEMI

85 / 140 page

IGLOO2 FPGA and SmartFusion2 SoC FPGA

Microsemi Proprietary and Confidential DS0128 Datasheet Revision 12.0

2.3.10

Logic Element Specifications

2.3.10.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing

characteristics are presented for a sample of the library. For more details, see SmartFusion2 and

IGLOO2 Macro Library Guide.

Figure 14 • LUT-4

TDDROWAL

Asynchronous load minimum pulse width for output

DDR

C, C

0.304

0.357

TDDROCKMPWH Clock minimum pulse width high for the output DDR E, E

0.075

0.088

TDDROCKMPWL

Clock minimum pulse width low for the output DDR E, E

0.159

0.187

Table 222 • Output DDR Propagation Delays (continued)

Symbol

Description

Measuring Nodes

(from, to)

–1

–Std

Unit

TPD

PAD

D/S (where

applicable)

AND4 OR

Any

Combinational

Logic

PAD

TPD

VDD

TPD

(RR)

A, B, C, D, S

OUT

50%

GND

(FF)

50%

GND

(RF)

50%

TPD = Max(tPD(RR), TPD(RF), TPD(FF), TPD(FR))

where edges are applicable for the particular

combinatorial cell

(FR)

50%

OUT

GND

DS0128 Datasheet(PDF) 85 Page - Microsemi Corporation

DS0128 Datasheet(HTML) 85 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL