Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32U535NET6QTR Datasheet(PDF) 218 Page - STMicroelectronics

Part # STM32U535NET6QTR
Description  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, up to 512 KB flash memory, 274 KB SRAM
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U535NET6QTR Datasheet(HTML) 218 Page - STMicroelectronics

Back Button STM32U535NET6QTR Datasheet HTML 214Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 215Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 216Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 217Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 218Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 219Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 220Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 221Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 222Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 278 page
background image
Electrical characteristics
STM32U535xx
218/278
DS14217 Rev 1
5.3.19
12-bit analog-to-digital converter (ADC4) characteristics
Unless otherwise specified, the parameters given in the table below are values derived from
tests performed under ambient temperature, fHCLK frequency and VDDA supply voltage
conditions summarized in Table 32.
Note:
It is recommended to perform a calibration after each power-up.
Table 104. 12-bit ADC4 characteristics(1)(2)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Analog power supply for ADC
ON
-1.62
-
3.6
V
VREF+
Positive reference voltage
-
1
-
VDDA
VREF-
Negative reference voltage
-
VSSA
fADC
ADC clock frequency
1.62 V ≤ VDDA ≤ 3.6 V
0.14
-
55
MHz
ADC clock duty cycle
-
45
-
55
%
fs
Sampling rate
Resolution = 12 bits
0.01
-
2.75
Msps
Resolution = 10 bits
0.012
-
3.05
Resolution = 8 bits
0.014
-
3.43
Resolution = 6 bits
0.0175
-
3.92
tTRIG
External trigger period
Resolution = 12 bits
16
-
-
1/fADC
VAIN(3)
Conversion voltage range
-
0
-
VREF+
V
RAIN(4)
External input impedance
Tj = 130 °C
Resolution = 12 bits
-
-
2.2
kΩ
Resolution = 10 bits
-
-
6.8
Resolution = 8 bits
-
-
33.0
Resolution = 6 bits
-
-
47.0
CADC
Internal sample and hold
capacitor
--
5
-
pF
tADCVREG_
STUP
ADC LDO startup ready flag time
-
-
-
25
µs
tSTAB
ADC power-up time
LDO already started
(3 × 1/fADC) + 1 conversion
Cycle
tOFF_CAL Offset calibration time
-
82
1/fADC
tLATR
Trigger conversion latency
WAIT = 0, AUTOFF = 0,
DPD = 0, fADC = HCLK
4
WAIT = 0, AUTOFF = 0,
DPD = 0, fADC = HCLK/2
4
WAIT = 0, AUTOFF = 0,
DPD = 0, fADC = HCLK/4
3.75
ts
Sampling time
-
1.5
-
814.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com