Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AD9923ABBCZ Datasheet(PDF) 72 Page - Analog Devices

Part # AD9923ABBCZ
Description  CCD Signal Processor with V-Driver and Precision Timing??Generator
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9923ABBCZ Datasheet(HTML) 72 Page - Analog Devices

Back Button AD9923ABBCZ Datasheet HTML 68Page - Analog Devices AD9923ABBCZ Datasheet HTML 69Page - Analog Devices AD9923ABBCZ Datasheet HTML 70Page - Analog Devices AD9923ABBCZ Datasheet HTML 71Page - Analog Devices AD9923ABBCZ Datasheet HTML 72Page - Analog Devices AD9923ABBCZ Datasheet HTML 73Page - Analog Devices AD9923ABBCZ Datasheet HTML 74Page - Analog Devices AD9923ABBCZ Datasheet HTML 75Page - Analog Devices AD9923ABBCZ Datasheet HTML 76Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 88 page
background image
AD9923A
Rev. 0 | Page 72 of 88
Table 48. Timing Core Registers
Address
(Hex)
Data
Bits
Default
Value
Update
Type
Name
Description
30
[0]
0
SCK
CLIDIVIDE
Divide CLI input frequency by 2.
0: no divide.
1: divide by 2.
31
[5:0]
0
SCK
H1POSLOC
H1 rising edge location.
[13:8]
20
H1NEGLOC
H1 falling edge location.
[16]
1
H1H2POL
H1/H2 polarity control.
0: inverse of convention in Figure 18.
1: no inversion.
32
[5:0]
0
SCK
H3POSLOC
H3 rising edge location.
[13:8]
20
H3NEGLOC
H3 falling edge location.
[16]
1
H3H4POL
H3/H4 polarity control.
0: inverse of convention in Figure 18.
1: no inversion.
33
[5:0]
0
SCK
HLPOSLOC
HL rising edge location.
[13:8]
20
HLNEGLOC
HL falling edge location.
[16]
1
HLPOL
HL polarity control.
0: inverse of convention in Figure 18.
1: no inversion.
34
[5:0]
0
SCK
RGPOSLOC
RG rising edge location.
[13:8]
10
RGNEGLOC
RG falling edge location.
[16]
1
RGPOL
RG polarity control.
0: inverse of convention in Figure 18.
1: no inversion.
35
[0]
0
VD
H1H2RETIME
Retime HBLK for H1/H2 to the internal H1 clock. The preferred setting is 1,
which adds one cycle of delay to the HBLK toggle positions.
0: no retime.
1: retime.
[1]
0
H3H4RETIME
Retime HBLK for H3/H4 to the internal H3 clock.
[2]
0
HLRETIME
Retime HBLK for HL to the internal HL clock.
[3]
0
HLHBLKEN
Enable HBLK for HL output.
0: disable.
1: enable.
[6:4]
0
HBLKWIDTH
Controls H1 to H4 width during HBLK as a fraction of pixel rate.
0: same frequency as pixel rate.
1: 1/2 pixel frequency, that is, it doubles the H1 to H4 pulse width.
2: 1/4 pixel frequency.
3: 1/6 pixel frequency.
4: 1/8 pixel frequency.
5: 1/10 pixel frequency.
6: 1/12 pixel frequency.
7: 1/14 pixel frequency.
36
[3:0]
1
SCK
H1DRV
H1 drive strength.
0: off.
1: 4.3 mA.
2: 8.6 mA.
3: 12.9 mA.
4: 17.2 mA.
5: 21.5 mA.
6: 25.8 mA.
7: 30.1 mA.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com