| Electronic Components Datasheet Search |
|
ST72340 Datasheet(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72340 Datasheet(HTML) 62 Page - STMicroelectronics |
|
62 / 191 page ![]() ST72340, ST72344, ST72345 62/191 WINDOW WATCHDOG (Cont’d) Figure 40. Window Watchdog Timing Diagram 11.1.6 Low Power Modes 11.1.7 Hardware Watchdog Option If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to the Option Byte description. 11.1.8 Using Halt Mode with the WDG (WDGHALT option) The following recommendation applies if Halt mode is used when the watchdog is enabled. – Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcon- troller. T6 bit Reset WDGWR T[5:0] CNT downcounter time Refresh Window Refresh not allowed (step = 16384/fOSC2) 3Fh Mode Description SLOW No effect on Watchdog: The downcounter continues to decrement at normal speed. WAIT No effect on Watchdog: The downcounter continues to decrement. HALT OIE bit in MCCSR register WDGHALT bit in Option Byte 00 No Watchdog reset is generated. The MCU enters Halt mode. The Watch- dog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external inter- rupt or a reset. If an interrupt is received (refer to interrupt table mapping to see interrupts which can occur in halt mode), the Watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state) unless Hardware Watchdog is selected by option byte. For applica- tion recommendations see Section 0.1.8 below. 0 1 A reset is generated instead of entering halt mode. ACTIVE HALT 1x No reset is generated. The MCU enters Active Halt mode. The Watchdog counter is not decremented. It stop counting. When the MCU receives an oscillator interrupt or external interrupt, the Watchdog restarts counting im- mediately. When the MCU receives a reset the Watchdog restarts counting after 256 or 4096 CPU clocks. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |