Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD17062 Datasheet(PDF) 123 Page - Renesas Technology Corp

Part # UPD17062
Description  MOS INTEGRATED CIRCUIT
PDF  298 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17062 Datasheet(HTML) 123 Page - Renesas Technology Corp

Back Button UPD17062 Datasheet HTML 119Page - Renesas Technology Corp UPD17062 Datasheet HTML 120Page - Renesas Technology Corp UPD17062 Datasheet HTML 121Page - Renesas Technology Corp UPD17062 Datasheet HTML 122Page - Renesas Technology Corp UPD17062 Datasheet HTML 123Page - Renesas Technology Corp UPD17062 Datasheet HTML 124Page - Renesas Technology Corp UPD17062 Datasheet HTML 125Page - Renesas Technology Corp UPD17062 Datasheet HTML 126Page - Renesas Technology Corp UPD17062 Datasheet HTML 127Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 298 page
background image
121
µPD17062
11.7
EXTERNAL INTERRUPTS (INTNC PIN, VSYNC PIN)
There are two external interrupt sources: INTNC and VSYNC.
An interrupt request is issued when a rising or falling edge is input to the INTNC or VSYNC pin.
11.7.1
Configuration
Fig. 11-5 shows the configurations of the INTNC and VSYNC interrupts.
As shown in Fig. 11-5, the INTNC and VSYNC signals are input to the INTNC or INTVSYN latch and to edge
detectors.
The edge detectors output their respective interrupt request signals according to the inputs from the pin
and the status of the IEGNC or IEGVSYN flip-flop.
The IEGNC flip-flop and IEGVSYN flip-flop correspond to the IEGNC flag and IEGVSYN flag, respectively,
in the interrupt edge selection register (INTEDGE: address 1FH) of the control register.
The INTNC latch and INTVSYN latch correspond to the INTNC flag and INTVSYN flag, respectively, in the
interrupt-pin-level judge register (INTJDG: address 0FH) of the control register.
The Schmitt triggers at the INTNC and VSYNC inputs prevent pulses operations due to noise. These pins do
not accept pulses of 1
µs or less.
A minimum pulse width can be set for the INTNC pin. See Section 9.10.
Fig. 11-5
INT0 Pin and INT1 Pin Configurations
IRQNC
IRQVSYN
INTNC latch
INTVSYN latch
IEGVSYN flip-flop
0 FH
1 FH
b3 b2 b1
b0 b3 b2 b1 b0
0
I
E
G
V
S
Y
N
0
I
E
G
N
C
0
I
N
T
V
S
Y
N
0
I
N
T
N
C
Control register
Name
Address
Bit
Flag
symbol
Interrupt
edge select
(INTEDGE)
Interrupt
pin level judge
(INTJDG)
VSYNC pin
INTNC pin
Schmitt trigger
IEGNC flip-flop
Edge detection
Interrupt request block
Edge detection
Schmitt trigger



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com