Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMG3992 Datasheet(PDF) 68 Page - OSRAM GmbH

Part # TMG3992
Description  Gesture, Color, ALS, and Proximity Sensor Module with mobeam™ Barcode Emulation
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OSRAM [OSRAM GmbH]
Direct Link  http://www.osram.com
Logo OSRAM - OSRAM GmbH

TMG3992 Datasheet(HTML) 68 Page - OSRAM GmbH

Back Button TMG3992 Datasheet HTML 64Page - OSRAM GmbH TMG3992 Datasheet HTML 65Page - OSRAM GmbH TMG3992 Datasheet HTML 66Page - OSRAM GmbH TMG3992 Datasheet HTML 67Page - OSRAM GmbH TMG3992 Datasheet HTML 68Page - OSRAM GmbH TMG3992 Datasheet HTML 69Page - OSRAM GmbH TMG3992 Datasheet HTML 70Page - OSRAM GmbH TMG3992 Datasheet HTML 71Page - OSRAM GmbH TMG3992 Datasheet HTML 72Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 96 page
background image
ams Datasheet
Page 67
[v1-06] 2018-Feb-27
Document Feedback
TMG3992 − Register Description
Configuration Register A7 (CONFIG_A7),
IRBeam Mode
While IRBeam is enabled, this register defines the number of
nibbles in Symbol bit-pattern RAM (0x00 to 0x7F) that will be
processed to modulate a bit-pattern on the LDR during a single
symbol transmission. Each bit stored in a RAM location
corresponds to a single Bit-time. Since ILEN is measured in
nibbles (half-bytes) the smallest burst out of the LDR pin is four
bit-times. The largest burst time is 1024 bit-times. The following
equation describes the number of nibbles processed as a
function of register setting value:
ISLEN = Number of Nibbles - 1
Figure 71:
Configuration Register A7
Configuration Register A8 (CONFIG_A8),
IRBeam Mode
While IRBeam is enabled, this register provides the status of the
IRBeam state machine. This register is read only.
Figure 72:
Configuration Register A8
765
432
1
0
ISLEN
Field
Bits
Description
ISLEN
7:0
IRBeam Symbol bit-pattern Length in nibbles. Any write to this register
initiates an IRBeam event. ISLEN is the number of nibbles to burst out of
LDR/LED.
765
432
1
0
Reserved
PBINT2
PBUSY
Field
Bits
Description
Reserved
7:2
Reserved.
PBINT2
1
Pattern Burst Interrupt Two. A high logic level indicates that an IRBeam event
has run to completion. This bit is reset using the PBCLEAR register is written.
The same bit can also be accessed in STATUS register to permit the CPU
detection of interrupt cause with a single I²C read transaction.
PBUSY
0
Pattern Burst Busy. Indicates a Pattern burst (IRBeam transmission) is in
progress.
(EQ10)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com