Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

33742 Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc

Part # 33742
Description  System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33742 Datasheet(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button 33742 Datasheet HTML 45Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 46Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 47Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 48Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 49Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 50Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 51Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 52Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 65 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
49
33742
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 30. HS Operation When Cyclic Sense Is Selected
LOW POWER CONTROL REGISTER (LPC)
Tables 35 through 39 contain the Low Power Control Register information. The LPC register controls:
• The state of HS in Stop and Sleep modes (HS permanently OFF or HS cyclic).
• Enable or disable of the forced wake-up function (SBC automatic wake-up after time spent in Sleep or Stop modes; time is
defined by the TIM2 sub register).
• Enable or disable the sense of the wake-up inputs (Lx) at the sampling point of the Cyclic Sense period (LX2HS bit). (Refer to
Reset Control Register (RCR) on page 44 for details of the LPC register setup required for proper cyclic sense or direct wake-
up operation.
The LPC register also reports the CANH and RXD diagnostic.
Cyclic Sense Timing, OFF Time
time
HS
Sample
10
µs
HS OFF
HS ON
Lx Sampling Point
Cyclic Sense Timing,
ON Time
Table 34. TIM2 Control Bits
CSP2
CSP1
CSP0
Cyclic Sense Timing (ms)
Parameter
0
0
0
4.6
Cyclic Sense/FWU Timing 1
0
0
1
9.25
Cyclic Sense/FWU Timing 2
0
1
0
18.5
Cyclic Sense/FWU Timing 3
0
1
1
37
Cyclic Sense/FWU Timing 4
1
0
0
74
Cyclic Sense/FWU Timing 5
1
0
1
95.5
Cyclic Sense/FWU Timing 6
1
1
0
191
Cyclic Sense/FWU Timing 7
1
1
1
388
Cyclic Sense/FWU Timing 8
Table 35. Low Power Control Register
LPC
R/W
D3
D2
D1
D0
$110b
W
LX2HS
FWU
CAN-INT
HSAUTO
R
CANH2VDD
CANH2BAT
CANH2GND
RXPR
Reset Value
–
0
0
0
0
Reset Condition
(Write) (62)
–
POR, NR2R, N2R,
STB2R, STO2R
POR, NR2R, N2R,
STB2R, STO2R
POR, NR2R, N2R,
STB2R, STO2R
POR, NR2R, N2R,
STB2R, STO2R
Notes
62.
See Table 13, page 42, for definitions of reset conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com