MPC8313E datasheet(72/88 Pages) FREESCALE

72 / 88 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0

Freescale Semiconductor

Clocking

19.1

System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor

encodings for the system PLL.

As described in Section 19, “Clocking,” The LBCM, DDRCM, and SPMF parameters in the reset

configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the

primary clock input (SYS_CLK_IN or PCI_SYNC_IN) and the internal coherent system bus clock

(csb_clk). Table 59 shows the expected frequency values for the CSB frequency for select csb_clk to

SYS_CLK_IN/PCI_SYNC_IN ratios.

Table 58. System PLL Multiplication Factors

RCWL[SPMF]

System PLL Multiplication

Factor

0000

Reserved

0001

Reserved

0010

× 2

0011

× 3

0100

× 4

0101

× 5

0110

× 6

0111–1111

Reserved

Table 59. CSB Frequency Options

CFG_CLKIN_DIV

at reset 1

SPMF

csb_clk :

Input Clock

Ratio 2

Input

Clock

Frequency(MHz)2

33.33

66.67

csb_clk

Frequency(MHz)

High

0010

2 : 1

133

High

0011

3 : 1

100

High

0100

4 : 1

100

133

High

0101

5 : 1

120

125

167

High

0110

6 : 1

144

150

Low

0010

2 : 1

133

Low

0011

3 : 1

100

Low

0100

4 : 1

100

133

MPC8313E Datasheet(PDF) 72 Page - Freescale Semiconductor, Inc

MPC8313E Datasheet(HTML) 72 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL