| Electronic Components Datasheet Search |
|
MPC8313E Datasheet(PDF) 14 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313E Datasheet(HTML) 14 Page - Freescale Semiconductor, Inc |
|
14 / 88 page ![]() MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0 14 Freescale Semiconductor RESET Initialization 5 RESET Initialization This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8313E. 5.1 RESET DC Electrical Characteristics Table 8 provides the DC electrical characteristics for the RESET pins. 5.2 RESET AC Electrical Characteristics Table 9 provides the reset initialization AC timing specifications. Table 8. RESET Pins DC Electrical Characteristics Characteristic Symbol Condition Min Max Unit Input high voltage VIH 2.0 NVDD +0.3 V Input low voltage VIL –0.3 0.8 V Input current IIN 0 V ≤ VIN ≤ NVDD ±5 μA Output high voltage VOH IOH = –8.0 mA 2.4 — V Output low voltage VOL IOL = 8.0 mA — 0.5 V Output low voltage VOL IOL = 3.2 mA — 0.4 V Table 9. RESET Initialization Timing Specifications Parameter/Condition Min Max Unit Notes Required assertion time of HRESET or SRESET (input) to activate reset flow 32 — tPCI_SYNC_IN 1 Required assertion time of PORESET with stable clock applied to SYS_CLK_IN when the device is in PCI host mode 32 — tSYS_CLK_IN 2 Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the device is in PCI agent mode 32 — tPCI_SYNC_IN 1 HRESET/ SRESET assertion (output) 512 — tPCI_SYNC_IN 1 HRESET negation to SRESET negation (output) 16 — tPCI_SYNC_IN 1 Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:3] and CFG_SYS_CLK_IN_DIV ) with respect to negation of PORESET when the device is in PCI host mode 4— tSYS_CLK_IN 2 Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the device is in PCI agent mode 4— tPCI_SYNC_IN 1 Input hold time for POR configuration signals with respect to negation of HRESET 0— ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |