Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT86VL34 Datasheet(PDF) 43 Page - Exar Corporation

Part # XRT86VL34
Description  QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT86VL34 Datasheet(HTML) 43 Page - Exar Corporation

Back Button XRT86VL34 Datasheet HTML 39Page - Exar Corporation XRT86VL34 Datasheet HTML 40Page - Exar Corporation XRT86VL34 Datasheet HTML 41Page - Exar Corporation XRT86VL34 Datasheet HTML 42Page - Exar Corporation XRT86VL34 Datasheet HTML 43Page - Exar Corporation XRT86VL34 Datasheet HTML 44Page - Exar Corporation XRT86VL34 Datasheet HTML 45Page - Exar Corporation XRT86VL34 Datasheet HTML 46Page - Exar Corporation XRT86VL34 Datasheet HTML 47Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 156 page
background image
XRT86VL34
38
REV. V1.2.0
QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
TABLE 23: INTERRUPT CONTROL REGISTER (ICR)
HEX ADDRESS: 0Xn11A
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-3
Reserved
-
-
Reserved
2
INT_WC_RUR
R/W
0
Interrupt Write-to-Clear or Reset-upon-Read Select
This bit configures all Interrupt Status bits to be either Reset Upon
Read or Write-to-Clear
0= Configures all Interrupt Status bits to be Reset-Upon-Read
(RUR).
1= Configures all Interrupt Status bits to be Write-to-Clear (WC).
1
ENBCLR
R/W
0
Interrupt Enable Auto Clear
This bit configures all interrupt enable bits to clear or not clear after
reading the interrupt status bit.
0= Configures all Interrupt Enable bits to not cleared after reading
the interrupt status bit. The corresponding Interrupt Enable bit will
stay ‘high’ after reading the interrupt status bit.
1= Configures all interrupt Enable bits to clear after reading the
interrupt status bit. The corresponding interrupt enable bit will be set
to ‘low’ after reading the interrupt status bit.
0
INTRUP_ENB
R/W
0
Interrupt Enable for Framer_n
This bit enables or disables the entire T1 Framer Block for Interrupt
Generation.
0 = Disables the T1 framer block for Interrupt Generation
1 = Enables the T1 framer block for Interrupt Generation
TABLE 24: LAPD SELECT REGISTER (LAPDSR)
HEX ADDRESS: 0Xn11B
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
[7:2] Reserved
-
-
Reserved
[1:0] HDLC Controller
Select[1:0]
R/W
0
HDLC Controller Select[1:0]:
These bits permit the user to select any of the three (3) HDLC Con-
trollers that he/she will use within this particular channel, as
depicted below.
00 & 11 - Selects HDLC Controller # 1
01 - Selects HDLC Controller # 2
10 - Selects HDLC Controller # 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com