Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAF7113 Datasheet(PDF) 7 Page - NXP Semiconductors

Part # SAF7113
Description  9-bit video input processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAF7113 Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button SAF7113 Datasheet HTML 3Page - NXP Semiconductors SAF7113 Datasheet HTML 4Page - NXP Semiconductors SAF7113 Datasheet HTML 5Page - NXP Semiconductors SAF7113 Datasheet HTML 6Page - NXP Semiconductors SAF7113 Datasheet HTML 7Page - NXP Semiconductors SAF7113 Datasheet HTML 8Page - NXP Semiconductors SAF7113 Datasheet HTML 9Page - NXP Semiconductors SAF7113 Datasheet HTML 10Page - NXP Semiconductors SAF7113 Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 80 page
background image
2000 May 08
7
Philips Semiconductors
Product specification
9-bit video input processor
SAF7113H
Notes
1. For board design without boundary scan implementation connect the TRST pin to ground.
2. This pin provides easy initialization of BST circuit. TRST can be used to force the Test Access Port (TAP) controller
to the TEST_LOGIC_RESET state (normal operation) at once.
3. In accordance with the
IEEE1149.1 standard the pads TCK, TDI, TMS and TRST are input pads with an internal
pull-up transistor and TDO is a 3-state output pad.
XTALI
32
I
input terminal for crystal oscillator or connection of external oscillator with CMOS
compatible square wave clock signal
VDDDA
33
P
digital positive supply voltage for internal crystal oscillator (+3.3 V)
VDDDE2
34
P
digital supply voltage E2 (external pad supply 2; +3.3 V)
VSSDE2
35
P
ground 2 for digital supply voltage input E (external pad supply)
TDO
36
O
test data output for boundary scan test; note 3
TCK
37
I
test clock for boundary scan test; note 3
TDI
38
I
test data input for boundary scan test; note 3
TMS
39
I
test mode select input for boundary scan test or scan test; note 3
CE
40
I
chip enable, ‘sleep mode’ with low power consumption if connected to ground
(internal pull-up); internal reset sequence is generated when released
VSSA2
41
P
ground for analog supply voltage channel 2
VDDA2
42
P
positive supply voltage for analog channel 2 (+3.3 V)
AI21
43
I
analog input 21
AI2D
44
I
differential analog input for AI21 and AI22; has to be connected to ground via a
capacitor; see application diagram of Fig.31
SYMBOL
PIN
I/O/P
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com