Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAF7113 Datasheet(PDF) 37 Page - NXP Semiconductors

Part # SAF7113
Description  9-bit video input processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAF7113 Datasheet(HTML) 37 Page - NXP Semiconductors

Back Button SAF7113 Datasheet HTML 33Page - NXP Semiconductors SAF7113 Datasheet HTML 34Page - NXP Semiconductors SAF7113 Datasheet HTML 35Page - NXP Semiconductors SAF7113 Datasheet HTML 36Page - NXP Semiconductors SAF7113 Datasheet HTML 37Page - NXP Semiconductors SAF7113 Datasheet HTML 38Page - NXP Semiconductors SAF7113 Datasheet HTML 39Page - NXP Semiconductors SAF7113 Datasheet HTML 40Page - NXP Semiconductors SAF7113 Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 80 page
background image
2000 May 08
37
Philips Semiconductors
Product specification
9-bit video input processor
SAF7113H
12 CHARACTERISTICS
VDDD = 3.0 to 3.6 V; VDDA = 3.1 to 3.5 V; Tamb =25 °C; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Supplies
VDDD
digital supply voltage
3.0
3.3
3.6
V
IDDD
digital supply current
−
32
−
mA
PD
digital power
−
0.10
−
W
VDDA
analog supply voltage
VDDA ≤ VDDD + 200 mV
3.1
3.3
3.5
V
IDDA
analog supply current
AOSL1 to AOSL0 = 0
−
90
−
mA
PA
analog power
−
0.30
−
W
PA+D
analog and digital power
−
0.40
−
W
PA+D(pd)
analog and digital power in
power-down mode
CE connected to ground
−
0.07
−
W
Analog part
Iclamp
clamping current
VI = 0.9 V DC
−±8
−µA
Vi(p-p)
input voltage
(peak-to-peak value)
for normal video levels
1 V (p-p), termination
18/56
Ω and AC coupling
required; coupling
capacitor = 47 nF
0.5
0.7
1.4
V
Zi
input impedance
clamping current off
200
−−
k
Ω
Ci
input capacitance
−−
10
pF
α
cs
channel crosstalk
fi = 5 MHz
−−
−50
dB
9-bit analog-to-digital converters
B
bandwidth
at
−3dB
−
7
−
MHz
φdiff
differential phase
(amplifier plus anti-alias
filter bypassed)
−
2
−
deg
Gdiff
differential gain
(amplifier plus anti-alias
filter bypassed)
−
2
−
%
fclk(ADC)
ADC clock frequency
12.8
−
14.3
MHz
DLE
DC differential linearity
error
−
2
−
LSB
ILE
DC integral linearity error
−
3
−
LSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com