Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SMC032BFY6 Datasheet(PDF) 52 Page - STMicroelectronics

Part # SMC032BFY6
Description  32MByte, 64MByte, 128MByte, 256MByte, 512MByte, 1GByte, 2GByte, and 4GByte 3.3/5V Supply CompactFlash??Card
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SMC032BFY6 Datasheet(HTML) 52 Page - STMicroelectronics

Back Button SMC032BFY6 Datasheet HTML 48Page - STMicroelectronics SMC032BFY6 Datasheet HTML 49Page - STMicroelectronics SMC032BFY6 Datasheet HTML 50Page - STMicroelectronics SMC032BFY6 Datasheet HTML 51Page - STMicroelectronics SMC032BFY6 Datasheet HTML 52Page - STMicroelectronics SMC032BFY6 Datasheet HTML 53Page - STMicroelectronics SMC032BFY6 Datasheet HTML 54Page - STMicroelectronics SMC032BFY6 Datasheet HTML 55Page - STMicroelectronics SMC032BFY6 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 91 page
background image
CF-ATA registers
SMCxxxBF
52/91
9.9
Status & Alternate Status Registers
The Status & Alternate Status registers are located at addresses 1F7h [177h] and 3F6h
[376h], respectively. Offsets are 7h and Eh.
These registers return the Card status when read by the host.
Reading the Status Register clears a pending interrupt. Reading the Auxiliary Status
Register does not clear a pending interrupt.
The Status Register should be accessed in Byte mode; in Word mode it is recommended
that Alternate Status Register is used. The status bits are described as follows
9.9.1
Bit 7 (BUSY)
The busy bit is set when only the Card can access the command register and buffer, The
host is denied access. No other bits in this register are valid when this bit is set to ‘1’.
9.9.2
Bit 6 (RDY)
This bit indicates whether the device is capable of performing CompactFlash Memory Card
operations. This bit is cleared at power up and remains cleared until the Card is ready to
accept a command.
9.9.3
Bit 5 (DWF)
When set this bit indicates a Write Fault has occurred.
9.9.4
Bit 4 (DSC)
This bit is set when the Card is ready.
9.9.5
Bit 3 (DRQ)
The Data Request is set when the Card requires information be transferred either to or from
the host through the Data register. The bit is cleared by the next command.
9.9.6
Bit 2 (CORR)
This bit is set when a Correctable data error has been encountered and the data has been
corrected. This condition does not terminate a multi-sector read operation.
9.9.7
Bit 1 (IDX)
This bit is always set to ‘0’.
Table 44.
Drive/Head Register
D7
D6
D5
D4
D3
D2
D1
D0
1
LBA
1
DRV
HS3
HS2
HS1
HS0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com