SMC032BFY6 datasheet(38/91 Pages) STMICROELECTRONICS

38 / 91 page

Card Configuration

SMCxxxBF

38/91

6.5

Attribute Memory Function

Attribute memory is a space where identification and configuration information are stored.

Only 8 bit wide accesses at even addresses can be performed in this area. The Card

configuration registers are also located in the Attribute Memory area, at base address 200h.

Attribute memory is not accessible in True IDE mode of operation.

For the Attribute Memory Read function, signals –REG and –OE must be active and –WE

inactive during the cycle. As in the Main Memory Read functions, the signals –CE1 and –

CE2 control the even and odd Byte address, but only the even Byte data is valid during the

Attribute Memory access. Refer to Table 32 for signal states and bus validity.

Table 32.

Attribute Memory Function

Function Mode

–REG

–CE2

(1)

–CE1

(1)

A10

–OE

(1)

–WE

(1)

D15 to D8

D7 to D0

Standby

XXXXX

High-Z

Read Byte Access CIS

(8 bits)

LLLL

High-Z

Even Byte

Write Byte Access CIS

(8 bits) Invalid

Don’t Care Even Byte

Read Byte Access

Configuration

(8 bits)

High-Z

Even Byte

Write Byte Access

Configuration

(8 bits)

Don’t Care Even Byte

Read Word Access CIS

(16 bits)

Not Valid

Even Byte

Write Word Access CIS

(16 bits) Invalid

Don’t Care Even Byte

Read Word Access

Configuration (16 bits)

Not Valid

Even Byte

Write Word Access

Configuration (16 bits)

Don’t Care Even Byte

The –CE signal or both the –OE signal and the –WE signal must be de-asserted between consecutive cycle operations.

SMC032BFY6 Datasheet(PDF) 38 Page - STMicroelectronics

SMC032BFY6 Datasheet(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL