| Electronic Components Datasheet Search |
|
M30302FAPFP Datasheet(PDF) 47 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M30302FAPFP Datasheet(HTML) 47 Page - Renesas Technology Corp |
|
47 / 57 page ![]() M16C/30P Group 5. Electrical Characteristics Rev.1.22 Mar 30, 2007 Page 47 of 53 REJ03B0088-0122 VCC1=VCC2=3V Switching Characteristics (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = −20 to 85°C / −40 to 85°C unless otherwise specified) NOTES: 1. Calculated according to the BCLK frequency as follows: n is “1” for 1-wait setting, f(BCLK) is 12.5MHz or less. 2. Calculated according to the BCLK frequency as follows: 3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = −CR X ln (1−VOL / VCC1) by a circuit of the right figure. For example, when VOL = 0.2VCC1, C = 30pF, R = 1k Ω, hold time of output ”L” level is t = −30pF X 1kΩ X In(1−0.2VCC1 / VCC1) = 6.7ns. Table 5.44 Memory Expansion and Microprocessor Modes (for 1 wait setting and external area access) Symbol Parameter Standard Unit Min. Max. td(BCLK-AD) Address Output Delay Time See Figure 5.8 30 ns th(BCLK-AD) Address Output Hold Time (in relation to BCLK) 0 ns th(RD-AD) Address Output Hold Time (in relation to RD) 0 ns th(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 2) ns td(BCLK-CS) Chip Select Output Delay Time 30 ns th(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 0 ns td(BCLK-ALE) ALE Signal Output Delay Time 25 ns th(BCLK-ALE) ALE Signal Output Hold Time -4 ns td(BCLK-RD) RD Signal Output Delay Time 30 ns th(BCLK-RD) RD Signal Output Hold Time 0 ns td(BCLK-WR) WR Signal Output Delay Time 30 ns th(BCLK-WR) WR Signal Output Hold Time 0 ns td(BCLK-DB) Data Output Delay Time (in relation to BCLK) 40 ns th(BCLK-DB) Data Output Hold Time (in relation to BCLK) (3) 4ns td(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 1) ns th(WR-DB) Data Output Hold Time (in relation to WR)(3) (NOTE 2) ns td(BCLK-HLDA) HLDA Output Delay Time 40 ns n0.5 – ()x10 9 fBCLK () ------------------------------------ 40 ns [] – 0.5x10 9 fBCLK () ------------------------10 ns [] – DBi R C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |