Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA9641PW Datasheet(PDF) 38 Page - NXP Semiconductors

Part # PCA9641PW
Description  2-channel I2C-bus master arbiter
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9641PW Datasheet(HTML) 38 Page - NXP Semiconductors

Back Button PCA9641PW Datasheet HTML 34Page - NXP Semiconductors PCA9641PW Datasheet HTML 35Page - NXP Semiconductors PCA9641PW Datasheet HTML 36Page - NXP Semiconductors PCA9641PW Datasheet HTML 37Page - NXP Semiconductors PCA9641PW Datasheet HTML 38Page - NXP Semiconductors PCA9641PW Datasheet HTML 39Page - NXP Semiconductors PCA9641PW Datasheet HTML 40Page - NXP Semiconductors PCA9641PW Datasheet HTML 41Page - NXP Semiconductors PCA9641PW Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 55 page
background image
PCA9641
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 2.1 — 27 October 2015
38 of 55
NXP Semiconductors
PCA9641
2-channel I2C-bus master arbiter
Table 17 specifies the performance of the power-on reset feature for PCA9641 for both
types of power-on reset.
[1]
Glitch width and
V
DD voltage that will not cause a functional disruption.
Glitches in the power supply can also affect the power-on reset performance of this
device. The glitch width (tw(gl)VDD) and glitch height (VDD(gl)) are dependent on each
other. The bypass capacitance, source impedance, and device impedance are factors that
affect power-on reset performance. Figure 29 and Table 17 provide more information on
how to measure these specifications.
VPOR is critical to the power-on reset. VPOR is the voltage level at which the reset condition
is released and all the registers and the I2C-bus/SMBus state machine are initialized to
their default states. The value of VPOR differs based on the VDD being lowered to or from
0V. Figure 30 and Table 17 provide more details on this specification.
Table 17.
Recommended supply sequencing and ramp rates
Tamb =25 C (unless otherwise noted). Not tested; specified by design.
Symbol
Parameter
Condition
Min
Typ
Max
Unit
(dV/dt)f
fall rate of change of voltage
Figure 27
0.1
-
2000
ms
(dV/dt)r
rise rate of change of voltage
Figure 27
0.1
-
2000
ms
td(rst)
reset delay time
Figure 27; re-ramp time when
VDD drops to VSS
1-
-
s
Figure 28; re-ramp time when
VDD drops to VPOR(min)  50 mV
1-
-
s
V
DD(gl)
glitch supply voltage difference
Figure 29
[1] --1
V
tw(gl)VDD
supply voltage glitch pulse width
Figure 29
[1] --10
s
VPOR(trip)
power-on reset trip voltage
falling VDD
0.7
--V
rising VDD
--1.8
V
tREC;STA
recovery time to START condition
refer to Figure 33
155
-
-
s
Fig 29. Glitch width and glitch height
002aah331
VDD
time
tw(gl)VDD
∆VDD(gl)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com