| Electronic Components Datasheet Search |
|
PCA9641PW Datasheet(PDF) 10 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9641PW Datasheet(HTML) 10 Page - NXP Semiconductors |
|
10 / 55 page ![]() PCA9641 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved. Product data sheet Rev. 2.1 — 27 October 2015 10 of 55 NXP Semiconductors PCA9641 2-channel I2C-bus master arbiter 7.3 Command Code Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9641, which will be stored in the Command Code register. The 3 LSBs are used as a pointer to determine which register will be accessed. If the auto-increment flag is set (AI = 1), the three least significant bits of the Command Code are automatically incremented after a byte has been read or written. This allows the user to program the registers sequentially or to read them sequentially. • During a read operation, the contents of these bits will roll over to 000b after the last allowed register is accessed (111b). • During a write operation, the PCA9641 will acknowledge bytes sent to the CONTR, STATUS, RT, INT_STATUS, INT_MSK, MB_LO and MB_HI registers, but will not acknowledge bytes sent to the ID register since it is a read-only register. The 3 LSBs of the Command Code do not roll over to 000b but stay at 111b. Only the 3 least significant bits are affected by the AI flag. Unused bits must be programmed with zeros. Any command code (write operation) different from ‘AI000 0000’, ‘AI000 0001’, ‘AI000 0010’, ‘AI000 0011’, ‘AI000 0100’, ‘AI000 0101’, ‘AI000 0110’ and ‘AI000 111’ will not be acknowledged. At power-up, this register defaults to all zeros. Each system master controls its own set of registers, however they can also read specific bits from the other system master. Fig 5. Command Code Table 6. Command Code register B2 B1 B0 Register name Type Register function 0 0 0 ID R only 8-bit device ID 0 0 1 CONTR R/W control register 0 1 0 STATUS R/W status register 0 1 1 RT R/W reserve time 1 0 0 INT_STATUS R/W interrupt status register 1 0 1 INT_MSK R/W interrupt mask register 1 1 0 MB_LO R/W low 8 bits of the mail box 1 1 1 MB_HI R/W high 8 bits of the mail box aaa-008521 AI 0000 B2 B1 B0 register number auto-increment |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |