Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PM5366-PI Datasheet(PDF) 47 Page - PMC-Sierra, Inc

Part # PM5366-PI
Description  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366-PI Datasheet(HTML) 47 Page - PMC-Sierra, Inc

Back Button PM5366-PI Datasheet HTML 43Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 44Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 45Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 46Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 47Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 48Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 49Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 50Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 51Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
35
Pin Name
Type
Pin
No.
Function
EFBWCLK[3]
EFBWCLK[2]
EFBWCLK[1]
Input
P22
M22
J22
The Egress Flexible Bandwidth Clocks
(EFBWCLK[3:1]). The EFBWCLK[3:1] clocks provide
the timing for an arbitrary bandwidth payload extracted
from the System Add Bus (SADATA[7:0]). Each clock
is associated with one SPE and is only used when the
associated SPE is configured to carry a fractional
payload by the OPMODE_SPEx[2:0] bits of the SPE
Configuration registers.
EFBWCLK[3:1] may have a maximum frequency of
51.84 MHz and may be gapped if required.
Each EFBWCLK samples the associated EBWDREQ
on the rising edge and updates the associated
EFBWDAT] and EFBWEN on the falling edge.
EFBWDREQ[3]
EFBWDREQ[2]
EFBWDREQ[1]
Input
P21
M21
J19
The Egress Flexible Bandwidth Data Requests
(EFBWREQ[3:1]). The data request input must be
asserted high for a EFBWCLK cycle for each bit of
data required. In response to sampling
EFWBDREQ[3:1] high, the associated EFBWDAT
output will either present an available bit a cycle later
with an accompanying assertion of the associated
EFBWEN or ignore the request if no data is ready. In
many applications (eg. frame relay and ATM), every
request will be acknowledged with data. In
applications where the source data is fixed, it is
permissible to hold EFBWDREQ[3:1] high, in which
case EFBWEN identifies valid bytes.
EFBWDREQ[3:1] are sampled on the rising edge of
the associated EFBWCLK input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com