Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CYRF69103 Datasheet(PDF) 21 Page - Cypress Semiconductor

Part # CYRF69103
Description  Programmable Radio on Chip Low Power
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYRF69103 Datasheet(HTML) 21 Page - Cypress Semiconductor

Back Button CYRF69103 Datasheet HTML 17Page - Cypress Semiconductor CYRF69103 Datasheet HTML 18Page - Cypress Semiconductor CYRF69103 Datasheet HTML 19Page - Cypress Semiconductor CYRF69103 Datasheet HTML 20Page - Cypress Semiconductor CYRF69103 Datasheet HTML 21Page - Cypress Semiconductor CYRF69103 Datasheet HTML 22Page - Cypress Semiconductor CYRF69103 Datasheet HTML 23Page - Cypress Semiconductor CYRF69103 Datasheet HTML 24Page - Cypress Semiconductor CYRF69103 Datasheet HTML 25Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 73 page
background image
CYRF69103
Document #: 001-07611 Rev *B
Page 21 of 73
Table 33.OSC Control 0 (OSC_CR0) [0x1E0] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Reserved
No Buzz
Sleep Timer [1:0]
CPU Speed [2:0]
Read/Write
–
–
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
Bits 7:6
Reserved
Bit 5
No Buzz
During sleep (the Sleep bit is set in the CPU_SCR Register—
Table 37), the LVD and POR detection circuit is turned on period-
ically to detect any POR and LVD events on the VCC pin (the Sleep Duty Cycle bits in the ECO_TR are used to control the duty
cycle—
Table 41). To facilitate the detection of POR and LVD events, the No Buzz bit is used to force the LVD and POR detec-
tion circuit to be continuously enabled during sleep. This results in a faster response to an LVD or POR event during sleep at the
expense of a slightly higher than average sleep current. Obtaining the absolute lowest power usage in sleep mode requires the
No Buzz bit be clear
0 = The LVD and POR detection circuit is turned on periodically as configured in the Sleep Duty Cycle
1 = The Sleep Duty Cycle value is overridden. The LVD and POR detection circuit is always enabled
Note The periodic Sleep Duty Cycle enabling is independent with the sleep interval shown in the Sleep [1:0] bits below
Bits 4:3
Sleep Timer [1:0]
Note Sleep intervals are approximate
Bits 2:0
CPU Speed [2:0]
The CYRF69103 ma y operate over a range of CPU clock speeds. The reset value for the CPU Speed bits is zero; therefore, the
default CPU speed is 3 MHz.
Sleep Timer [1:0]
Sleep Timer Clock
Frequency (Nominal)
Sleep Period
(Nominal)
Watchdog Period
(Nominal)
00
512 Hz
1.95 ms
6 ms
01
64 Hz
15.6 ms
47 ms
10
8 Hz
125 ms
375 ms
11
1 Hz
1 sec
3 sec
CPU Speed [2:0]
CPU when Internal
Oscillator is selected
External Clock
000
3 MHz (Default)
Clock In/8
001
6 MHz
Clock In/4
010
12 MHz
Clock In/2
011
Reserved
Reserved
100
1.5 MHz
Clock In/16
101
750 KHz
Clock In/32
110
187 KHz
Clock In/128
111
Reserved
Reserved
[+] Feedback
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com