AS8267 datasheet(103/136 Pages) AMSCO

103 / 136 page

Data Sheet AS8267 / AS8268

Revision 1.0, 19-Jun-07

Page 103 of 136

Symbol

Address Notes

SBaudL2

UART2 Baudrate Low

C2h

SBaudH2

UART2 Baudrate High

C3h

SOVR2

UART2 Overflow

B0h

SQRTIN0

Square Root Input [7:0]

E8h

Writing to this location triggers the

squareroot calculation

SQRTIN1

Square Root Input [15:8]

E9h

SQRTIN2

Square Root Input [23:16]

EAh

SQRTIN3

Square Root Input [31:24]

EBh

SQRTIN4

Square Root Input [39:32]

ECh

SQRTOUT0 Square Root Output [7:0]

EDh

SQRTOUT1 Square Root Output [15:8]

EEh

SQRTOUT2 Square Root Output [23:16]

EFh

Notes:

1) Ports P1 and P3 do not exist.

2) Timer 1 is not implemented (and the related SFRs).

3) Ports P0 and P2 are not connected to pins.

P0 and P2 can be used as a register in general.

However, P2 can be used for X_RAM access, when ‘@Ri’ is used in the register indirect addressing mode

(with Ri being either R0 or R1). In that case P2 will form the higher byte of the X_RAM address.

4) IE/IP: The sources for the interrupts are defined in interrupt controller section.

5) TCON, TMOD, TH0, TLO described in section Timer 0.

6) SCON, SBUF, SBaudL, SBaudH, SOVR are related to UART1 described in the UART section.

7) SCON2, SBUF2, SBaudL2, SBaudH2, SOVR2 are related to UART2 described in the UART2 section.

AS8267 Datasheet(PDF) 103 Page - ams AG

AS8267 Datasheet(HTML) 103 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL