Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS8267 Datasheet(PDF) 106 Page - ams AG

Part # AS8267
Description  Single-Phase 2-Current Energy Measurement Integrated Circuits with Microcontroller, RTC, Programmable Multi-Purpose I/Os
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS8267 Datasheet(HTML) 106 Page - ams AG

Back Button AS8267 Datasheet HTML 102Page - ams AG AS8267 Datasheet HTML 103Page - ams AG AS8267 Datasheet HTML 104Page - ams AG AS8267 Datasheet HTML 105Page - ams AG AS8267 Datasheet HTML 106Page - ams AG AS8267 Datasheet HTML 107Page - ams AG AS8267 Datasheet HTML 108Page - ams AG AS8267 Datasheet HTML 109Page - ams AG AS8267 Datasheet HTML 110Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 136 page
background image
Data Sheet AS8267 / AS8268
Revision 1.0, 19-Jun-07
Page 106 of 136
Bit
Symbol Function
1
-
Not used
0
WDTE0 Disables and enables the watchdog timer function
0: watchdog disabled
1: watchdog enabled
The watchdog timer has a selectable counter length of 18 bit, 20 bit or 22 bit for the Mclk and 18 bits for the
mcu_clk. It should be noted that while the Mclk has a fixed frequency, depending on the crystal frequency, the
MCU clock is programmable, being divisible by 1 to 128, in binary steps (see MCUCLKDIV Register
(‘mcu_clk’)). The timeout periods below assume the Mclk = 3.579545MHz (fixed crystal frequency).
Watchdog Timer Clock Register (WDTCLK)
MSB
LSB
-
-
-
-
-
-
WDTCLK1
WDTCLK0
Bit
Symbol
Function
7
-
Not used
6
-
Not used
5
-
Not used
4
-
Not used
3
-
Not used
2
-
Not used
Clock Source
Timeout Period (ms)
Bit1
Bit0
Mclk – default after reset
73.2
0
0
1
WDTCLK1
Mclk
292.8
0
1
Mclk
1171.2
1
0
Mcu_clk (div=1)
73.2
0
WDTCLK0
Watchdog timeout period
(Mclk = 3.579545MHz)
Mcuclk (div=128)
9300
1
1
2
nd UART (UART2)
An additional serial interface, UART2 is provided for debugging purposes. UART2 is accessible via two of the
multi-purpose I/Os (MPIO). The UART2 is functionally identical to UART1. The SFR addresses are defined as
follows:
Register Name
Address
Description
SCON2
C0h
Serial port control register – see Serial Interface – UART1 for details.
SBUF2
C1h
Serial port buffer register – see Serial Interface – UART1 for details.
SBAUDL2
C2h
Baudrate reload register – Low address
SBAUDH2
C3h
Baudrate reload register – High address
SOVR2
B0h
‘Serial overflow’ register, which indicates when data in SBUF has been
overwritten before being read. The flag is the LSB with the other 7 bits all
being 0.
Below is an example how to configure the ports IO7 and IO6 as UART2s txd2 (IO7) and rxd2 (IO6) pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com