MPC8280 datasheet(260/1386 Pages) FREESCALE

260 / 1386 page

60x Signals

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

7-2

Freescale Semiconductor

7.1

Signal Configuration

Figure 7-1 shows the 60x bus signal configuration grouping of the MPC8280.

NOTE

The MPC8280 hardware specifications provide a pinout showing numbers

of pins. These are shown in Figure 7-1.

Figure 7-1. Signal Groupings

7.2

Signal Descriptions

This section describes individual MPC8280 60x signals, grouped according to Figure 7-1. Note that the

following sections briefly summarize signal functions. Chapter 8, “The 60x Bus,” describes many of these

signals in greater detail, both in terms of their function and how groups of signals interact.

Bus Request (BR)

Bus Grant (BG)

Address Bus Busy (ABB)

Transfer Start (TS)

Address Parity (AP[0–3])

Transfer Size (TSIZ[0–3])

Transfer Burst (TBST)

Cache Inhibit (CI)

Write-Through (WT)

Address Acknowledge (AACK)

Address Retry (ARTRY)

Data Bus Grant (DBG)

Data Bus Busy (DBB)

Data (D[0–63])

Data Parity (DP[0–7])

Transfer Acknowledge (TA)

Transfer Error Acknowledge (TEA)

Reservation

Data

Processor

Address

Transfer

Attributes

Address

Termination

Transfer Type (TT[0–4])

Global (GBL)

TLBISYNC

Partial Data Valid Indication (PSDVAL)

Transfer Code (TC[0–2])

Address (A[0–31])

Address Parity Error (APE)

State

Termination

Transfer

Arbitration

Start

Bus

MPC8280 Datasheet(PDF) 260 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 260 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL