Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMPR3911 Datasheet(PDF) 9 Page - Toshiba Semiconductor

Part # TMPR3911
Description  32-Bit TX System RISC TX39 Family
PDF  462 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3911 Datasheet(HTML) 9 Page - Toshiba Semiconductor

Back Button TMPR3911 Datasheet HTML 5Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 6Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 7Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 8Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 9Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 10Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 11Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 12Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 13Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 462 page
background image
Table of Contents
v
11.3.1
Block Diagram ......................................................................................................................................11-4
11.3.2
Transmitter ............................................................................................................................................11-5
11.3.3
Receiver.................................................................................................................................................11-6
11.3.4
Control Logic ........................................................................................................................................11-7
11.3.5
DMA Address Generation.....................................................................................................................11-9
11.3.6
Related Interrupts ................................................................................................................................11-10
11.4
Magicbus Registers..................................................................................................................................... 11-11
11.4.1
Magicbus Control 1 Register............................................................................................................... 11-11
11.4.2
Magicbus Control 2 Register...............................................................................................................11-13
11.4.3
Magicbus DMA Control 1 Register ....................................................................................................11-14
11.4.4
Magicbus DMA Control 2 Register ....................................................................................................11-14
11.4.5
Magicbus DMA Count ........................................................................................................................11-14
11.4.6
Magicbus Transmit Holding Register..................................................................................................11-15
11.4.7
Magicbus Receive Holding Register ...................................................................................................11-15
12. Power Module .......................................................................................................................................................12-1
12.1
Overview ......................................................................................................................................................12-1
12.1.1
System Power Control Overview ..........................................................................................................12-1
12.1.2
Power State Transition Diagram............................................................................................................12-2
12.1.3
Power Supply Lines in the System........................................................................................................12-3
12.1.4
Related Pins...........................................................................................................................................12-4
12.2
Description ...................................................................................................................................................12-5
12.2.1
Power On Reset.....................................................................................................................................12-5
12.2.2
The 1
st Power Up...................................................................................................................................12-6
12.2.3
Power Down..........................................................................................................................................12-7
12.2.4
Power Up...............................................................................................................................................12-8
12.2.5
Stop CPU...............................................................................................................................................12-9
12.2.6
Forced Shutdown.................................................................................................................................12-10
12.2.7
Memory Power Down .........................................................................................................................12-10
12.2.8
Stop Timer...........................................................................................................................................12-10
12.2.9
Power Module Interrupts.....................................................................................................................12-11
12.3
Power Registers ..........................................................................................................................................12-12
12.3.1
Power Control Register .......................................................................................................................12-12
13. SIB Module ...........................................................................................................................................................13-1
13.1
Overview ......................................................................................................................................................13-1
13.1.1
Related Pins...........................................................................................................................................13-2
13.2
Block Diagram..............................................................................................................................................13-3
13.2.1
Holding and Shift Registers ..................................................................................................................13-4
13.2.2
Clock and Sync Generation...................................................................................................................13-4
13.3
Interface Requirements.................................................................................................................................13-6
13.3.1
Frame Structure .....................................................................................................................................13-6
13.3.2
Timing Requirements ............................................................................................................................13-6
13.3.3
Configurations.......................................................................................................................................13-7
13.3.4
Sample Rates .........................................................................................................................................13-8
13.3.5
Enable/Disable Sequencing.................................................................................................................13-10
13.3.6
Data Formats .......................................................................................................................................13-11
13.3.7
Subframe Formats ...............................................................................................................................13-12
13.4
DMA Address Generation ..........................................................................................................................13-15
13.5
Related Interrupts .......................................................................................................................................13-17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com