Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP93CS32F Datasheet(PDF) 125 Page - Toshiba Semiconductor

Part # TMP93CS32F
Description  CMOS 16-Bit Microcontroller
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS32F Datasheet(HTML) 125 Page - Toshiba Semiconductor

Back Button TMP93CS32F Datasheet HTML 121Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 122Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 123Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 124Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 125Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 126Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 127Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 128Page - Toshiba Semiconductor TMP93CS32F Datasheet HTML 129Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 180 page
background image
TMP93CS32
2004-02-10
93CS32-123
Handshake Function
The serial channels use the CTS0 pin to transmit data in units of frames, thus
preventing an overrun error. Use SC0MOD<CTSE0> to enable or disable the
handshake function.
When CTS0 goes high, data transmission is halted after the completion of the
current transmission and is not restarted until CTS0 returns to low. An INTTX0
interrupt is generated to request the CPU for the next data to transmit. When the
CPU write the data to the transmit buffer, processing enters standby mode.
An RTS pin is not provided, but a handshake function can easily be configured if
the receiver sets any port assigned to the RTS function to high (in the receive
interrupt routine) after data receive, and requests the transmitter to temporarily
halt transmission.
Figure 3.9.13 Handshake Function
Note 1:
If the CTS signal rises during transmission, the next data is not sent after the completion of the current
transmission.
Note 2:
Transmission starts at the first TXDCLK clock fall after the CTS signal falls.
Figure 3.9.14 Timing of CTS (Clear to send)
TXD
CTS
RXD
RTS
(any port)
TMP93CS32
TMP93CS32
Sender
Receiver
3
13
14
15
16
1
2
SIOCLK
3
14
15
16
1
2
Start bit
Bit0
(1)
(2)
Send is suspended
from (1) to (2).
Timing to write
transmission buffer
CTS0
TXDCLK
TXD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com