TMP93CS32F datasheet(176/180 Pages) TOSHIBA

176 / 180 page

TMP93CS32

2004-02-10

93CS32-174

Points of Note and Restriction

(1) Notation

1. Explanation of a built-in I/O register: register symbol <bit symbol>

e.g.)

TRUN<T0RUN> … Bit T0RUN of Register TRUN

2. Read, modify and write instruction

An instruction in which the CPU executes following by one instruction.

1. CPU reads data of the memory.

2. CPU modifies the data.

3. CPU writes the data to the same memory.

ex1)

SET 3, (TRUN) … Set bit3 of TRUN

ex2)

INC 1, (100H) … Increment the data of 100H

•

A sample read, modify and write instructions using the TLCS-900

Exchange

(mem), R

Arithmetic operation

ADD (mem), R/#

ADC

(mem), R/#

SUB

(mem), R/#

SBC

(mem), R/#

INC

#3, (mem)

DEC

#3, (mem)

Logical operation

AND (mem), R/#

(mem), R/#

XOR (mem), R/#

Bit manipulation

STCF #3/A, (mem)

SET

#3, (mem)

RES

#3, (mem)

TSET #3, (mem)

CHG #3, (mem)

Rotate and shift

RLC

(mem)

RRC

(mem)

SLA

(mem)

SRA

(mem)

SLL

(mem)

SRL

(mem)

RLD

(mem)

RRD

(mem)

3. fc, fFPH, fSYS, 1 state

The clock frequency input from pins X1 and X2 is called fc. The clock frequency selected

by SYSCR1<GEAR2:0> is called system clock fFPH, and the clock frequency given by fFPH

divided by 2 is called fSYS. One cycle of fSYS is called 1 state.

TMP93CS32F Datasheet(PDF) 176 Page - Toshiba Semiconductor

TMP93CS32F Datasheet(HTML) 176 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL