| Electronic Components Datasheet Search |
|
PI6CB332016A Datasheet(PDF) 3 Page - Diodes Incorporated |
|
|
|||||||||||||||||||||||||||||
PI6CB332016A Datasheet(HTML) 3 Page - Diodes Incorporated |
|
3 / 27 page ![]() 33 A Product Line of Diodes Incorporated PI6CB332016A November 2024 © 2024 Copyright Diodes Incorporated. All Rights Reserved. PI6CB332016A Document Number DS45931 Rev 3-2 www.diodes.com Pin Number Pin Name Type Description 5 SDATA I/O CMOS Data pin for SMBus interface. 6 SCLK Input CMOS Clock pin of SMBus interface. 7 VDDDIG Power Digital power. 8 IN+ Input Diff. True clock input. PDT. Internal pull down. 9 IN- Input Diff. Complementary clock input. Internal pull up. 10 OE15# Input CMOS Active low input for enabling output 15. 0 = Enable output, 1 = Disable output. Internal pull up, PDT. 11 OE14# Input CMOS Active low input for enabling output 14. 0 = Enable output, 1 = Disable output. Internal pull up, PDT. 12 VDDCLK Power Clock power supply. 13 Q15+ Output Diff. True clock output. 14 Q15- Output Diff. Complementary clock output. 15 Q14+ Output Diff. True clock output. 16 Q14- Output Diff. Complementary clock output. 17 SBI_EN Input CMOS 0 = SBI is disabled. 1 = SBI is enabled. Internal pull down, PDT. 18 PWRGD_PWRDN# Input CMOS 1 = power good mode, I2C address is latched. 0= power down mode. Internal pull up, PDT. 19 VDDCLK Power Clock power supply. 20 OE13#_SHFT_LD# Input CMOS SBI_EN = 0: OE mode 0 = Enable output 13, 1 = Disable output 13 SBI_EN = 1: SBI mode This pin becomes SHFT_LD pin. For both OE mode and SBI mode, Internal pull up, PDT 21 Q13+ Output Diff. True clock output. 22 Q13- Output Diff. Complementary clock output. 23 Q12+ Output Diff. True clock output. 24 Q12- Output Diff. Complementary clock output. 25 OE12# Input CMOS Active low input for enabling output 12. 0 = Enable output, 1 = Disable output. Internal pull up, PDT. 26 Q11+ Output Diff. True clock output. 27 Q11- Output Diff. Complementary clock output. 28 OE11# Input CMOS Active low input for enabling output 11. 0 = Enable output, 1 = Disable output. Internal pull up, PDT. 29 Q10+ Output Diff. True clock output. 30 Q10- Output Diff. Complementary clock output. 31 OE10# Input CMOS Active low input for enabling output 10. 0 = Enable output, 1 = Disable output. Internal pull up, PDT. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |