Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16F18323-E/SLSQTP Datasheet(PDF) 93 Page - Microchip Technology

Part # PIC16F18323-E/SLSQTP
Description  Full-Featured, Low Pin Count Microcontrollers with XLP
PDF  442 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F18323-E/SLSQTP Datasheet(HTML) 93 Page - Microchip Technology

Back Button PIC16F18323-E/SLSQTP Datasheet HTML 89Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 90Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 91Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 92Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 93Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 94Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 95Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 96Page - Microchip Technology PIC16F18323-E/SLSQTP Datasheet HTML 97Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 442 page
background image
 2015 Microchip Technology Inc.
Preliminary
DS40001799A-page 93
PIC16(L)F18313/18323
REGISTER 7-7:
PIR0: PERIPHERAL INTERRUPT STATUS REGISTER 0
U-0
U-0
R/W/HS-0/0
R-0
U-0
U-0
U-0
R/W/HS-0/0
—
—TMR0IF
IOCIF
—
—
—
INTF(1)
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
u = Bit is unchanged
x = Bit is unknown
-n/n = Value at POR and BOR/Value at all other Resets
‘1’ = Bit is set
‘0’ = Bit is cleared
HS= Hardware Set
bit 7-6
Unimplemented:
Read as ‘0’
bit 5
TMR0IF:
TMR0 Overflow Interrupt Flag bit
1
= TMR0 register has overflowed (must be cleared in software)
0
= TMR0 register did not overflow
bit 4
IOCIF:
Interrupt-on-Change Interrupt Flag bit (read-only)
1
= An enabled edge was detected by the IOC module. One of the IOCF bits is set.
0
= No enabled edge is was detected by the IOC module. None of the IOCF bits is set.
Pins are individually masked via IOCxP and IOCxN.
bit 3-1
Unimplemented:
Read as ‘0’
bit 0
INTF:
INT External Interrupt Flag bit(1)
1
= The INT external interrupt occurred (must be cleared in software)
0
= The INT external interrupt did not occur
Note 1:
The External Interrupt GPIO pin is selected by INTPPS (Register 12-1).
Note:
Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the Global
Enable bit, GIE, of the INTCON register.
User
software
should
ensure
the
appropriate interrupt flag bits are clear
prior to enabling an interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com