Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32L496QGI3 Datasheet(PDF) 234 Page - STMicroelectronics

Part # STM32L496QGI3
Description  Ultra-low-power ARM® Cortex®-M4 32-bit MCUFPU, 100DMIPS, up to 1MB Flash, 320KB SRAM, USB OTG FS, audio, ext. SMPS
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L496QGI3 Datasheet(HTML) 234 Page - STMicroelectronics

Back Button STM32L496QGI3 Datasheet HTML 230Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 231Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 232Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 233Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 234Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 235Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 236Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 237Page - STMicroelectronics STM32L496QGI3 Datasheet HTML 238Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 234 / 262 page
background image
Electrical characteristics
STM32L496xx
234/262
DocID029173 Rev 1
Figure 57. SD default mode
Table 118. SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP
Clock frequency in data transfer mode
0
50
MHz
-
SDIO_CK/fPCLK2 frequency ratio
-
-
4/3
-
tW(CKL)
Clock low time
fpp =50 MHz
8
10
-
ns
tW(CKH)
Clock high time
fpp =50 MHz
8
10
-
CMD, D inputs (referenced to CK) in MMC and SD HS mode
tISU
Input setup time HS
fpp =50 MHz
2.5
-
-
ns
tIH
Input hold time HS
fpp =50 MHz
2.5
-
-
CMD, D outputs (referenced to CK) in MMC and SD HS mode
tOV
Output valid time HS
fpp =50 MHz
-
12
13
ns
tOH
Output hold time HS
fpp =50 MHz
10
-
-
CMD, D inputs (referenced to CK) in SD default mode
tISUD
Input setup time SD
fpp =25 MHz
3.5
-
-
ns
tIHD
Input hold time SD
fpp =25 MHz
3
-
-
CMD, D outputs (referenced to CK) in SD default mode
tOVD
Output valid default time SD
fpp =25 MHz
-
3
5
ns
tOHD
Output hold default time SD
fpp =25 MHz
0
-
-
1. Guaranteed by characterization results.
Table 119. SD / MMC dynamic characteristics, VDD=1.71 V to 1.9 V(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP
Clock frequency in data transfer mode
-
0
-
50
MHz
-
SDIO_CK/fPCLK2 frequency ratio
-
-
-
4/3
-
tW(CKL)
Clock low time
fPP = 50 MHz
8
10
-
ns
tW(CKH)
Clock high time
fPP = 50 MHz
8
10
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com