| Electronic Components Datasheet Search |
|
DIX4192IPFB Datasheet(PDF) 35 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DIX4192IPFB Datasheet(HTML) 35 Page - Texas Instruments |
|
35 / 71 page ![]() 35 DIX4192 www.ti.com SBFS031F – FEBRUARY 2006 – REVISED SEPTEMBER 2016 Product Folder Links: DIX4192 Submit Documentation Feedback Copyright © 2006–2016, Texas Instruments Incorporated Figure 36. Register 0E: Receiver Control Register 2 7 (MSB) 6 5 4 3 2 1 0 (LSB) 0 0 0 LOL RXAMLL RXCKOD1 RXCKOD0 RXCKOE Table 17. Register 0E: Receiver Control Register 2 Field Descriptions RXCKOE RXCKOE Output Enable This bit is used to enable or disable the recovered clock output, RXCKO (pin 12). When disabled, the output is set to a high-impedance state. RXCKOE RXCKO Output State 0 Disabled; the RXCKO output is set to high-impedance. (default) 1 Enabled; the recovered master clock is available at RXCKO. RXCKOD[1:0] RXCKO Output Clock Divider These bits are used to set the clock divider at the output of PLL2. The output of the divider is the RXCKO clock, available internally or at the RXCKO output (pin 12). RXCKOD1 RXCKOD0 RXCKO Output Divider 0 0 Passthrough; no division is performed. (default) 0 1 Divide the PLL2 clock output by 2. 1 0 Divide the PLL2 clock output by 4. 1 1 Divide the PLL2 clock output by 8. RXAMLL Receiver Automatic Mute for Loss of Lock This bit is used to set the automatic mute function for the DIR block when a loss of lock is indicated by both the AES3 decoder and PLL2. RXAMLL Receiver Auto-Mute Function 0 Disabled (default) 1 Enabled; audio data output from the DIR block is forced low for a loss of lock condition. LOL Receiver Loss of Lock Mode for the Recovered Clock (output from PLL2) This bit is used to set the mode of operation for PLL2 when a loss of lock condition occurs. LOL Receiver PLL2 Operation 0 The PLL2 output clock is stopped for a loss of lock condition. (default) 1 The PLL2 output clock free runs when a loss of lock condition occurs. Figure 37. Register 0F: Receiver PLL1 Configuration Register 1 7 (MSB) 6 5 4 3 2 1 0 (LSB) P3 P2 P1 P0 J5 J4 J3 J2 Figure 38. Register 10: Receiver PLL1 Configuration Register 2 7 (MSB) 6 5 4 3 2 1 0 (LSB) J1 J0 D13 D12 D11 D10 D9 D8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |