Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32L4S5AI Datasheet(PDF) 62 Page - STMicroelectronics

Part # STM32L4S5AI
Description  Ultra-low-power Arm® Cortex®-M4 32-bit MCUFPU, 150DMIPS, up to 2MB Flash, 640KB SRAM, LCD-TFT & MIPI DSI, AESHASH
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L4S5AI Datasheet(HTML) 62 Page - STMicroelectronics

Back Button STM32L4S5AI Datasheet HTML 58Page - STMicroelectronics STM32L4S5AI Datasheet HTML 59Page - STMicroelectronics STM32L4S5AI Datasheet HTML 60Page - STMicroelectronics STM32L4S5AI Datasheet HTML 61Page - STMicroelectronics STM32L4S5AI Datasheet HTML 62Page - STMicroelectronics STM32L4S5AI Datasheet HTML 63Page - STMicroelectronics STM32L4S5AI Datasheet HTML 64Page - STMicroelectronics STM32L4S5AI Datasheet HTML 65Page - STMicroelectronics STM32L4S5AI Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 275 page
background image
Functional overview
STM32L4S5xx, STM32L4S7xx and STM32L4S9xx
62/275
DocID030322 Rev 2
•
Each of the five following phases can be configured independently (enable, length,
single/dual/quad communication)
–
Instruction phase
–
Address phase
–
Alternate bytes phase
–
Dummy cycles phase
–
Data phase
•
HyperbusTM support
•
Integrated FIFO for reception and transmission
•
8, 16, and 32-bit data accesses are allowed
•
DMA channel for indirect mode operations
•
Timeout management
•
Interrupt generation on FIFO threshold, timeout, status match, operation complete, and
access error
3.45
OctoSPI IO manager (OctoSPIIOM)
The OctoSPI IO Manager is a low level interface allowing:
•
Efficient OctoSPI pin assignment with a full IO Matrix (before alternate function map)
•
Multiplexing single/dual/quad/octal SPI interface over the same bus
The OctoSPI IO Manager has the following features:
•
Support up to two single/dual/quad/octal SPI Interface
•
Support up to eight ports for pin assignment
•
Fully programmable IO matrix for pin assignment by function (data/control/clock)
•
Muxer for Single/Dual/Quad/Octal SPI interface multiplexing over the same bus
3.46
Development support
3.46.1
Serial wire JTAG debug port (SWJ-DP)
The Arm® SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug
port that enables either a serial wire debug or a JTAG probe to be connected to the target.
Debug is performed using two pins only instead of five required by the JTAG (JTAG pins
could be re-used as GPIO with alternate function): the JTAG TMS and TCK pins are shared
with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to
switch between JTAG-DP and SW-DP.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com