29

LM3017

www.ti.com

SNOSC66D – MARCH 2012 – REVISED SEPTEMBER 2016

Product Folder Links: LM3017

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated

Layout Guidelines (continued)

Figure 30. Current Flow in a Boost Application

10.1.4 Ground Plane and Vias

A ground plane in the printed-circuit board is recommended as a means to connect the quiet end (input voltage

ground side) of the input filter capacitor to the output filter capacitors and the PGND pin of the controller. Connect

all the low power ground connections directly to the regulator AGND. Connect the AGND and PGND pins

together through a copper area covering the entire underside of the device. Place several vias in this underside

copper area to ground plane. If a via is required to connect the sensing resistor to the ISEN pin, then place that

via in the inner side of the sensing resistor such that no current flow occurs. Place several vias from the ground

side of the output capacitor(s) to ground place, that minimizes the path for AC current. The PGND and AGND

pins have to be connected to the same ground very close to the IC. To avoid ground loop currents attach all the

grounds of the system only at one point.