DP83849IFVSSLASHNOPB datasheet(81/108 Pages) TI2

81 / 108 page

DP83849IF

www.ti.com

SNOSAX8D – JUNE 2009 – REVISED APRIL 2013

10.1.10

PHY Status Register (PHYSTS)

This register provides a single location within the register set for quick access to commonly accessed

information.

Table 10-12. PHY Status Register (PHYSTS), address 10h

Bit

Bit Name

Default

Description

RESERVED

0, RO

RESERVED: Write ignored, read as 0.

MDIX MODE

0, RO

MDIX mode as reported by the Auto-Negotiation logic:

This bit will be affected by the settings of the MDIX_EN and FORCE_MDIX bits

in the PHYCR register. When MDIX is enabled, but not forced, this bit will

update dynamically as the Auto-MDIX algorithm swaps between MDI and MDIX

configurations.

1 = MDI pairs swapped

(Receive on TPTD pair, Transmit on TPRD pair)

0 = MDI pairs normal

(Receive on TRD pair, Transmit on TPTD pair)

RECEIVE ERROR

0, RO/LH

Receive Error Latch:

LATCH

This bit will be cleared upon a read of the RECR register.

1 = Receive error event has occurred since last read of RXERCNT (address

15h, Page 0).

0 = No receive error event has occurred.

POLARITY STATUS

0, RO

Polarity Status:

This bit is a duplication of bit 4 in the 10BTSCR register. This bit will be cleared

upon a read of the 10BTSCR register, but not upon a read of the PHYSTS

1 = Inverted Polarity detected.

0 = Correct Polarity detected.

FALSE CARRIER SENSE

0, RO/LH

False Carrier Sense Latch:

LATCH

This bit will be cleared upon a read of the FCSR register.

1 = False Carrier event has occurred since last read of FCSCR (address 14h).

0 = No False Carrier event has occurred.

SIGNAL DETECT

0, RO/LL

100Base-TX qualified Signal Detect from PMA:

This is the SD that goes into the link monitor. It is the AND of raw SD and

descrambler lock, when address 16h, bit 8 (page 0) is set. When this bit is

cleared, it will be equivalent to the raw SD from the PMD.

DESCRAMBLER LOCK

0, RO/LL

100Base-TX Descrambler Lock from PMD.

PAGE RECEIVED

0, RO

Link Code Word Page Received:

This is a duplicate of the Page Received bit in the ANER register, but this bit

will not be cleared upon a read of the PHYSTS register.

1 = A new Link Code Word Page has been received. Cleared on read of the

ANER (address 06h, bit 1).

0 = Link Code Word Page has not been received.

MII INTERRUPT

0, RO

MII Interrupt Pending:

1 = Indicates that an internal interrupt is pending. Interrupt source can be

determined by reading the MISR Register (12h). Reading the MISR will clear

the Interrupt.

0 = No interrupt pending.

REMOTE FAULT

0, RO

Remote Fault:

1 = Remote Fault condition detected (cleared on read of BMSR (address 01h)

Fault via Auto-Negotiation.

0 = No remote fault condition detected.

Submit Documentation Feedback

Product Folder Links: DP83849IF

DP83849IFVS/NOPB Datasheet(PDF) 81 Page - Texas Instruments

DP83849IFVS/NOPB Datasheet(HTML) 81 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL