| Electronic Components Datasheet Search |
|
PCI11010C Datasheet(PDF) 6 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PCI11010C Datasheet(HTML) 6 Page - Microchip Technology |
|
6 / 46 page ![]() 2025 Microchip Technology Inc. and its subsidiaries DS00006232A-page 6 PCI11010C 1.2 Buffer Types The pin buffer type definitions are detailed in Table 1-2. Refer to Chapter 3.0, "Pin Descriptions and Configuration" for details on individual pin buffer type assignments. TABLE 1-2: BUFFER TYPE DESCRIPTIONS Buffer Description AI Analog input. DB Debouncer available on input pin (refer to Section 3.4, "Debouncers"). I Input. I/O-P Analog input/output defined per the [PCIe3.1a] Specification. ICLK Crystal oscillator input pin. IR RBIAS pin. IS Input with Schmitt trigger in the VDD33 power domain. LVDS Low Voltage Differential Signaling. O_V10 Fixed voltage output with programmable output buffer up to 10 mA (2/4/8/10 mA) in the VDD33 power domain. OD_V10 Fixed voltage open drain output with programmable output buffer up to 10 mA (2/4/8/10 mA) in the VDD33 power domain. OCLK Crystal oscillator output pin. P Power pin. PD Internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added. PU Internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added. RGMII_I High-speed input defined per the Reduced Gigabit Media Independent Interface (RGMII) 2.0 Specification. RGMII_O High-speed output defined per the Reduced Gigabit Media Independent Interface (RGMII) 2.0 Specification. SGMII_I High-speed input defined per the Serial Gigabit Media Independent Interface (SGMII) 1.8 Specification. SGMII_O High-speed output defined per the Serial Gigabit Media Independent Interface (SGMII) 1.8 Specification. VIS Variable voltage Schmitt-triggered input in the VDDVARIO power domain. VO_V10 Variable voltage output with programmable output buffer up to 10 mA (2/4/8/10 mA) in the VDDVARIO power domain. VOD_V10 Variable voltage open drain output with programmable output buffer up to 10 mA (2/4/8/10 mA) in the VDDVARIO power domain. VIS-R Variable voltage Schmitt-triggered input in the VDDRGMII power domain. VO-R_V10 Variable voltage output with programmable output buffer up to 10 mA (2/4/8/10 mA) in the VDDRGMII power domain. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |