Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LP87564-Q1 Datasheet(PDF) 13 Page - Texas Instruments

Part # LP87564-Q1
Description  LP8756x-Q1 16-A Buck Converter With Integrated Switches
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LP87564-Q1 Datasheet(HTML) 13 Page - Texas Instruments

Back Button LP87564-Q1 Datasheet HTML 9Page - Texas Instruments LP87564-Q1 Datasheet HTML 10Page - Texas Instruments LP87564-Q1 Datasheet HTML 11Page - Texas Instruments LP87564-Q1 Datasheet HTML 12Page - Texas Instruments LP87564-Q1 Datasheet HTML 13Page - Texas Instruments LP87564-Q1 Datasheet HTML 14Page - Texas Instruments LP87564-Q1 Datasheet HTML 15Page - Texas Instruments LP87564-Q1 Datasheet HTML 16Page - Texas Instruments LP87564-Q1 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 99 page
background image
SCL
SDA
tLOW
trCL
tHD;DAT
tHIGH
tfCL
tSU;DAT
tSU;STA
tSU;STO
START
REPEATED
START
STOP
tHD;STA
START
tSP
trDA
tBUF
tfDA
tHD;STA
S
RS
P
S
13
LP87561-Q1
LP87562-Q1, LP87563-Q1, LP87564-Q1, LP87565-Q1
www.ti.com
SNVSB22 – MARCH 2018
Product Folder Links: LP87561-Q1 LP87562-Q1 LP87563-Q1 LP87564-Q1 LP87565-Q1
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
I
2C Serial Bus Timing Requirements (continued)
These specifications are ensured by design. VIN_Bx = 3.7 V, unless otherwise noted.
MIN
MAX
UNIT
tfDA
Fall time of SDA signal
Standard mode
300
ns
Fast mode
20 × (VDD /
5.5 V)
300
Fast mode+
20 × (VDD /
5.5 V)
120
High-speed mode, Cb = 100 pF
10
80
High-speed mode, Cb = 400 pF
30
160
trCL
Rise time of SCL signal
Standard mode
1000
ns
Fast mode
20
300
Fast mode+
120
High-speed mode, Cb = 100 pF
10
40
High-speed mode, Cb = 400 pF
20
80
trCL1
Rise time of SCL signal after a
repeated start condition and after
an acknowledge bit
High-speed mode, Cb = 100 pF
10
80
ns
High-speed mode, Cb = 400 pF
20
160
tfCL
Fall time of a SCL signal
Standard mode
300
ns
Fast mode
20 × (VDD /
5.5 V)
300
Fast mode+
20 × (VDD /
5.5 V)
120
High-speed mode, Cb = 100 pF
10
40
High-speed mode, Cb = 400 pF
20
80
Cb
Capacitive load for each bus line
(SCL and SDA)
400
pF
tSP
Pulse width of spike suppressed
(SCL and SDA spikes that are
less than the indicated width are
suppressed)
Standard mode, fast mode and fast mode+
50
ns
High-speed mode
10
Figure 1. I2C Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com