Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RZ/G2H Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # RZ/G2H
Description  RZ/G Series, 2nd Generation
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/G2H Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button RZ/G2H Datasheet HTML 3Page - Renesas Technology Corp RZ/G2H Datasheet HTML 4Page - Renesas Technology Corp RZ/G2H Datasheet HTML 5Page - Renesas Technology Corp RZ/G2H Datasheet HTML 6Page - Renesas Technology Corp RZ/G2H Datasheet HTML 7Page - Renesas Technology Corp RZ/G2H Datasheet HTML 8Page - Renesas Technology Corp RZ/G2H Datasheet HTML 9Page - Renesas Technology Corp RZ/G2H Datasheet HTML 10Page - Renesas Technology Corp RZ/G2H Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 169 page
background image
RZ/G Series, 2nd Generation Datasheet
Section 1 Overview
R01DS0483EJ0101 Rev.1.01
Page 7 of 169
Jun 30, 2025
1.1.4
Internal Bus Module
Item
Description
AXI-bus
(For All Products)
• On-chip main bus
— Bus protocol: AXI3 with QoS control
RZ/G2H RZ/G2M V1.3 RZ/G2M V3.0 RZ/G2N
— Frequency: 400 MHz
— Bus width: 512 bits/256 bits/128 bits
RZ/G2E
— Frequency: 266 MHz
— Bus width: 256 bits/128 bits/64 bits
• On-chip CPU bus
RZ/G2H RZ/G2M V1.3 RZ/G2M V3.0
— CoreLink™ CCI-Kipling Cache Coherent Interconnect
— Bus protocol: AMBA®4 ACE™ and ACE-Lite™
— Frequency: 800 MHz
— Bus width: 128 bits
RZ/G2N
— Bus protocol: AXI3
— Frequency: 800 MHz
— Bus width: 128 bits
RZ/G2E
— Bus protocol: AXI3
— Frequency: 533 MHz
— Bus width: 128 bits
Direct Memory Access
Controller for System
(SYS-DMAC)
(For All Products)
• 16 channels for PeriW domain (SYDM0)
• 32 channels for PeriE domain (SYDM1, 2)
• Address space: 4 GBytes on architecture
• Data transfer length: Byte, word (2 Bytes), longword (4 Bytes), 8 Bytes, 16 Bytes, 32 Bytes
and 64 Bytes
• Maximum number of transfer times: 16,777,215 times
• Transfer request:
Selectable from on-chip peripheral module request and auto request
• Bus mode:
Selectable from normal mode and slow mode
• Priority: Selectable from fixed channel priority mode and round-robin mode
• Interrupt request: Supports interrupt request to CPU at the end of data transfer
• Repeat function: Automatically resets the transfer source, destination, and count at the
end of DMA transfer (by descriptor function)
• Descriptor function (each channel) supported
• MMU (each channel) supported
• Channel bandwidth arbiter (each channel)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com