RZSLASHG2H datasheet(112/169 Pages) RENESAS

112 / 169 page

RZ/G Series, 2nd Generation Datasheet

Section 3. Electrical Characteristics

R01DS0483EJ0101 Rev.1.01

Page 112 of 169

Jun 30, 2025

3.19 SCIF

Table 3.19.1 SCIF Signal Timing

Conditions: VDDQ33 = VDDQVA_SDn = 3.3 ± 0.2 V [RZ/G2H, RZ/G2M V1.3, RZ/G2M V3.0, RZ/G2N],

VDDQ33 = 3.3 ± 0.3 V [RZ/G2E],

GND = VSS = 0 V, Tc = -40 to +115 °C [RZ/G2H, RZ/G2M V1.3],

Ta = −40 to +85 °C [RZ/G2M V3.0, RZ/G2N, RZ/G2E],

Tj = -40 to +115 °C [RZ/G2M V3.0, RZ/G2N, RZ/G2E], CL = 30 pF

Item

Symbol

Min.

Typ.

Max.

Unit

Figures

Input clock cycle (asynchronous)

tSCYC

—

tCYC

Figure 3.19.1

Input clock cycle (synchronous)

tSCYC

—

tCYC

Input clock pulse width

tSCKW

0.4

—

0.6

tSCYC

Input clock rise time

tSCKr

—

0.8

tCYC

Input clock fall time

tSCKf

—

0.8

tCYC

Transmit data delay time

tTXD

—

tCYC

Figure 3.19.2

Receive data setup time (synchronous)

tRXS

—

tCYC

Receive data hold time (synchronous)

tRXH

—

tCYC

Note:

RZ/G2H, RZ/G2M V1.3, RZ/G2M V3.0, RZ/G2N: tCYC is for one cycle of the S3D4ϕ clock.

RZ/G2E: tCYC is for one cycle of the S3D4Cϕ clock.

Figure 3.19.1 Input Clock Timing

Figure 3.19.2 Input/output Timing in Synchronous Mode

BRGCLK

(Internal signal)

Note: The output signal (BRGCLK) of the external baud rate generator (BRG) is an SCIF internal signal.

Set the input signal and the DL and CKS registers of the BRG so that the BRGCLK signal can satisfy the above specification.

tSCYC

tSCKW

tSCKf

tSCKr

RZ/G2H

RZ/G2M V1.3

RZ/G2N

RZ/G2E

RZ/G2M V3.0

RZ/G2H Datasheet(PDF) 112 Page - Renesas Technology Corp

RZ/G2H Datasheet(HTML) 112 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL