Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS5134 Datasheet(PDF) 7 Page - ams AG

Part # AS5134
Description  360 Step Programmable High Speed Magnetic Rotary Encoder
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS5134 Datasheet(HTML) 7 Page - ams AG

Back Button AS5134 Datasheet HTML 3Page - ams AG AS5134 Datasheet HTML 4Page - ams AG AS5134 Datasheet HTML 5Page - ams AG AS5134 Datasheet HTML 6Page - ams AG AS5134 Datasheet HTML 7Page - ams AG AS5134 Datasheet HTML 8Page - ams AG AS5134 Datasheet HTML 9Page - ams AG AS5134 Datasheet HTML 10Page - ams AG AS5134 Datasheet HTML 11Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 29 page
background image
www.austriamicrosystems.com
Revision 1.6
7 - 29
AS5134
Data Sheet - E l e c t r i c a l C h a r a c t e r i s t i c s
Timing Characteristics
Table 4. Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
2-/3-Wire Data Transmission
3-Wire Interface
fDCLK
Clock Frequency
Normal operation
No limit
5
6
MHz
fDCLK,P
Clock Frequency
During OTP programming
200
650
kHz
2-Wire Interface
fDCLK
Clock Frequency
Normal operation
0.1
5
6
MHz
fDCLK,P
Clock Frequency
During OTP programming
200
500
kHz
General Data Transmission
t0
Rising DCLK to CS
15
-
ns
t1
Chip select to positive edge of
DCLK
15
-
ns
t2
Chip select to drive bus externally
-
-
ns
t3
Setup time command bit,
Data valid to positive edge of
DCLK
30
-
ns
t4
Hold time command bit,
Data valid after positive edge of
DCLK
30
ns
t5
Float time,
Positive edge of DCLK for last
command bit to bus float
30
DCLK/2
ns
t6
Bus driving time,
Positive edge of DCLK for last
command bit to bus drive
DCLK/2
+0
DCLK/2
+30
ns
t7
Setup time data bit,
Data valid to positive edge of
DCLK
DCLK/2
+0
DCLK/2
+30
ns
t8
Hold time data bit,
Data valid after positive edge of
DCLK
DCLK/2
+0
DCLK/2
+30
ns
t9
Hold time chip select,
Positive edge DCLK to negative
edge of chip select
30
ns
t10
Bus floating time,
Negative edge of chip select to
float bus
030
ns
tTO
Timeout period in 2-wire mode
(from rising edge of DCLK)
20
24
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com