 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADSP-CM403CSWZ-CF Datasheet(PDF) 62 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-CM403CSWZ-CF Datasheet(HTML) 62 Page - Analog Devices |
|
|
62 / 124 page  Rev. A | Page 62 of 124 | November 2015 ADSP-CM402F/CM403F/CM407F/CM408F/CM409F PF_09 I/O A pu or none pu none VDD_EXT Desc: PF Position 9 | SMC0 Address 5 Notes: By default, the internal termination pull-up is active. The state of pull-ups can be configured by configuring the PORT_INEN and PADS_PCFG0 registers. PF_10 I/O A pu or none pu none VDD_EXT Desc: PF Position 10 | SMC0 Byte Enable 0 Notes: By default, the internal termination pull-up is active. The state of pull-ups can be configured by configuring the PORT_INEN and PADS_PCFG0 registers. REFCAP a na none none none VDD_ANA Desc: Output of BandGap Generator Filter Node (see recom- mended bypass filter - Figure 4 on Page 6) Notes: No notes. SMC0_AMS0 I/O A pu pu none VDD_EXT Desc: SMC0 Memory Select 0 Notes: No notes. SMC0_ARE I/O A pu pu none VDD_EXT Desc: SMC0 Read Enable Notes: No notes. SMC0_AWE I/O A pu pu none VDD_EXT Desc: SMC0 Write Enable Notes: No notes. SYS_BMODE0 I/O na none none none VDD_EXT Desc: Boot Mode Control 0 Notes: No notes. SYS_BMODE1 I/O na none none none VDD_EXT Desc: Boot Mode Control 1 Notes: No notes. SYS_CLKIN I/O na none none none VDD_EXT Desc: Clock/Crystal Input Notes: No notes. SYS_CLKOUT I/O na pu none L VDD_EXT Desc: Processor Clock Output Notes: No notes. SYS_FAULT I/O A none none none VDD_EXT Desc: System Fault Output Notes: Open drain, requires an external pull-up resistor. SYS_HWRST I/O na none none none VDD_EXT Desc: Processor Hardware Reset Control Notes: No notes. SYS_NMI I/O A none none none VDD_EXT Desc: Non-maskable Interrupt Notes: Requires an external pull-up resistor. SYS_RESOUT I/O A pu none L VDD_EXT Desc: Reset Output Notes: No notes. SYS_XTAL a na none none none VDD_EXT Desc: Crystal Output Notes: Leave unconnected if an oscillator is used to provide SYS_CLKIN. Active during reset. TWI0_SCL I/O B none none none VDD_EXT Desc: TWI0 Serial Clock Notes: Open drain, requires external pullup resistor. Consult Version 2.1 of the I2C specification for the proper resistor value. If TWI is not used, connect to ground. TWI0_SDA I/O B none none none VDD_EXT Desc: TWI0 Serial Data Notes: en drain, requires external pullup resistor. Consult Version 2.1 of the I2C specification for the proper resistor value. If TWI is not used, connect to ground. USB0_DM I/O D none none none VDD_EXT Desc: USB0 Data – Notes: Pull low if not using USB. USB0_DP I/O D none none none VDD_EXT Desc: USB0 Data + Notes: Pull low if not using USB. Table 25. ADSP-CM40xF Designer Quick Reference (Continued) Signal Name Type Driver Type Int Term Reset Term Reset Drive Power Domain Description and Notes |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
