ADSP-CM403CSWZ-CF datasheet(89/124 Pages) AD

89 / 124 page

Rev. A

Page 89 of 124

November 2015

ADSP-CM402F/CM403F/CM407F/CM408F/CM409F

Serial Peripheral Interface (SPI) Port—Master Timing

Table 47 and Figure 35 describe serial peripheral interface (SPI) port master operations.When internally generated, the programmed SPI

clock (fSPICLKPROG) frequency in MHz is set by the following equation where BAUD is a field in the SPI_CLK register that can be set from 0

to 65,535:

Note that:

• In dual mode data transmit, the SPI_MISO signal is also an output.

• In quad mode data transmit, the SPI_MISO, SPI_D2, and SPI_D3 signals are also outputs.

• In dual mode data receive, the SPI_MOSI signal is also an input.

• In quad mode data receive, the SPI_MOSI, SPI_D2, and SPI_D3 signals are also inputs.

Table 47. Serial Peripheral Interface (SPI) Port—Master Timing

Parameter

Min

Max

Unit

Timing Requirements

tSSPIDM

Data Input Valid to SPI_CLK Edge (Data Input Setup)

3.2

tHSPIDM

SPI_CLK Sampling Edge to Data Input Invalid

1.3

Switching Characteristics

tSDSCIM

SPI_SEL low to First SPI_CLK Edge for CPHA = 1

1 Whichever is greater.

[tSCLK – 2] or [18]

SPI_SEL low to First SPI_CLK Edge for CPHA = 0

[1.5 × tSCLK – 2] or [13]

tSPICHM

SPI_CLK High Period 2

2 See Table 27 Clock Related Operating Conditions for details on the minimum period that may be programmed for tSPICLKPROG.

0.5 × tSPICLKPROG – 1

tSPICLM

SPI_CLK Low Period 2

0.5 × tSPICLKPROG – 1

tSPICLK

SPI_CLK Period2

tSPICLKPROG – 1

tHDSM

Last SPI_CLK Edge to SPI_SEL High for CPHA = 1

[1.5 × tSCLK –2] or [13]

Last SPI_CLK Edge to SPI_SEL High for CPHA = 0

[tSCLK –2] or [18]

tSPITDM

Sequential Transfer Delay

1, 3

3 Applies to sequential mode with STOP ≥ 1.

[tSCLK – 1] or [19]

tDDSPIDM

SPI_CLK Edge to Data Out Valid (Data Out Delay)

2.6

tHDSPIDM

SPI_CLK Edge to Data Out Invalid (Data Out Hold)

–1.5

fSPICLKPROG

fSCLK

BAUD



-------------------------------

tSPICLKPROG

fSPICLKPROG

---------------------------------

ADSP-CM403CSWZ-CF Datasheet(PDF) 89 Page - Analog Devices

ADSP-CM403CSWZ-CF Datasheet(HTML) 89 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL