Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ST52T301 Datasheet(PDF) 19 Page - STMicroelectronics

Part # ST52T301
Description  8-Bit OTP/EPROM DuaLogic] MCUs WITH ADC, UART, TIMER, TRIAC & PWM DRIVER
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST52T301 Datasheet(HTML) 19 Page - STMicroelectronics

Back Button ST52T301 Datasheet HTML 15Page - STMicroelectronics ST52T301 Datasheet HTML 16Page - STMicroelectronics ST52T301 Datasheet HTML 17Page - STMicroelectronics ST52T301 Datasheet HTML 18Page - STMicroelectronics ST52T301 Datasheet HTML 19Page - STMicroelectronics ST52T301 Datasheet HTML 20Page - STMicroelectronics ST52T301 Datasheet HTML 21Page - STMicroelectronics ST52T301 Datasheet HTML 22Page - STMicroelectronics ST52T301 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 100 page
background image
2.5 ARITHMETIC LOGIC UNIT
The 8-bit Arithmetic Logic Unit (ALU) allows to
per fo rm ar it hme tic calcu la tions and logic
instructions which can be divided into 4 groups:
Load, Arithmetic, Jump and Program Control
instructions (refer to the ST52x301 Assembler Set
for further details ).
Load Instructions
Menmonic
Instruction
Bytes
Cycles
Z
S
LDCF
LDCF conf, const
2
6
-
-
LDRC
LDRC reg, const
2
6
-
-
LDRI
LDRI reg, inp
2
6
-
-
LDPR
LDPR per, reg
1
6
-
-
LDRR
LDRR regi, regj
2
6
-
-
Arithmetic Instructions
Mnemonic
Instruction
Bytes
Cycles
Z
S
ADD
ADD regi, regj
2
7
I
I
AND
AND regi, regj
2
7
I
-
SUB
SUB regi, regj
2
7
I
I
SUBO
SUBO regi, regj
2
7
I
I
Jump Instructions
Mnemonic
Instruction
Bytes
Cycles
Z
S
JP
JP addr
2
6
-
-
JPNS
JPNS addr
2
6
-
-
JPNZ
JPNZ addr
2
6
-
-
JPS
JPS addr
2
6
-
-
JPZ
JPZ addr
2
6
-
-
SCI Instructions
Mnemonic
Instruction
Bytes
Cycles
Z
S
SRX
SRX regi
2
5
-
-
STX
STX regi
2
5
-
-
Notes:
I affected
- not affected
Table 2.5. Arithmetic & Logic Instructions Set
The computation al time required for each
instruction consists of one clock pulse for each
Cycle plus 3 clock pulses for the decoding phase.
19/99
ST52T301/E301



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com