M38C89MB datasheet(22/55 Pages) RENESAS

22 / 55 page

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS

38C8 Group

Timer X

Timer X is a 16-bit timer that can be selected in one of four modes

and can be controlled the timer X write by setting the timer X mode

(1) Timer Mode

When the timer X count source selection bit is “0”, the timer counts

f(XIN)/16 (or f(XCIN)/16 in low-speed mode). When it is “1”, the timer

counts f(XIN).

(2) Buzzer Output Mode

When the timer X count source selection bit is “0”, the timer counts

f(XCIN). When it is “1”, the timer counts f(XIN).

Each time the timer underflows, a signal output from the BEEP+ pin

is inverted. When the BEEP- valid bit is “1”, the opposite phase of

BEEP+ signal is output from the BEEP- pin. When using the BEEP+

pin and the BEEP- pin, set ports shared with these pins to output.

(3) Event Counter Mode

The timer counts signals input through the CNTR0 pin.

Except for this, the operation in event counter mode is the same as

in timer mode. When using a timer in this mode, set the port shared

with the CNTR0 pin to input.

(4) Pulse Width Measurement Mode

When the timer X count source selection bit is “0”, the count source

is f(XIN)/16 (or f(XCIN)/16 in low-speed mode). When it is “1”, the

count source is f(XIN).

If CNTR0 active edge switch bit is “0”, the timer counts while the

input signal of CNTR0 pin is at “H”. If it is “1”, the timer counts while

the input signal of CNTR0 pin is at “L”. When using a timer in this

mode, set the port shared with the CNTR0 pin to input.

qTimer X write control

If the timer X write control bit is “0”, when the value is written in the

address of timer X, the value is loaded in the timer X and the latch

at the same time.

If the timer X write control bit is “1”, when the value is written in the

address of timer X, the value is loaded only in the latch. The value

in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in

the high-order counter when the writing in high-order latch and the

underflow of timer X are performed at the same timing.

sNotes on CNTR0 interrupt active edge selection

CNTR0 interrupt active edge depends on the CNTR0 active edge

switch bit.

Fig. 17 Structure of timer X mode register

Timer X mode register

(TXM : address 002716)

Timer X write control bit

0 : Write value in latch and counter

1 : Write value in latch only

BEEP- valid bit

0 : Invalid

1 : Valid

Not used

Timer X operating mode bits

b5 b4

0 : Timer mode

1 : Buzzer output mode

0 : Event counter mode

1 : Pulse width measurement mode

CNTR0 active edge switch bit

0 : Count at rising edge in event counter mode

Start from “H” output in buzzer output mode

Measure “H” pulse width in pulse width

measurement mode

Falling edge active for interrupt

1 : Count at falling edge in event counter mode

Start from “L” output in buzzer output mode

Measure “L” pulse width in pulse width

measurement mode

Rising edge active for interrupt

Timer X stop control bit

0 : Count start

1 : Count stop

M38C89MB Datasheet(PDF) 22 Page - Renesas Technology Corp

M38C89MB Datasheet(HTML) 22 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL