Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

EPLD Datasheet(PDF) 5 Page - Altera Corporation

Part # EPLD
Description  The Altera Classic device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EPLD Datasheet(HTML) 5 Page - Altera Corporation

  EPLD Datasheet HTML 1Page - Altera Corporation EPLD Datasheet HTML 2Page - Altera Corporation EPLD Datasheet HTML 3Page - Altera Corporation EPLD Datasheet HTML 4Page - Altera Corporation EPLD Datasheet HTML 5Page - Altera Corporation EPLD Datasheet HTML 6Page - Altera Corporation EPLD Datasheet HTML 7Page - Altera Corporation EPLD Datasheet HTML 8Page - Altera Corporation EPLD Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 42 page
background image
Altera Corporation
749
Classic EPLD Family Data Sheet
Figure 2. Classic Output Enable/Clock Select
Feedback Select
Each macrocell in a Classic device provides feedback selection that is
controlled by the feedback multiplexer. This feedback selection allows the
designer to feed either the macrocell output or the I/O pin input
associated with the macrocell back into the AND array. The macrocell
output can be either the Q output of the programmable register or the
combinatorial output of the macrocell. Different devices have different
feedback multiplexer configurations. See Figure 3.
Figure 3. Classic Feedback Multiplexer Configurations
In Mode 0, the register
is clocked by the global
clock signal. The
output is enabled by
the logic from the
product term.
Macrocell
Output Buffer
Global
Clock
OE
CLK
AND
Array
Data
Output Enable/Clock
Select
OE = Product Term
CLK = Global
Mode 0
In Mode 1, the output
is permanently enabled
and the register is
clocked by the product
term, which allows
gated clocks to be
generated.
OE = Enabled
CLK = Product Term
Mode 1
Output Enable/Clock
Select
VCC
CLR
Q
Macrocell
Output Buffer
Global
Clock
VCC
OE
CLK
AND
Array
Data
CLR
Q
Q
I/O
EP610
EP610I
EP910
EP910I
EP1810
Q
I/O
EP1810
Q
I/O
Global
Quadrant
Quadrant
Global
Global Feedback Multiplexer
Quadrant Feedback Multiplexer
Dual Feedback Multiplexer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com